

DFN3X3(B) Top View

> P8303C XXXYW

DFN3X3(C) Top View

> P8303C XXXYW

MSOP-8(B)

Top View

P8303C XXXYW

9 Ball WCSP(A)

Top View

GND

(A2)

PVDD

(B2)

SD

(C2)

OUT-

(A3)

GND

(B3)

OUT+

(C3)

IN+

(A1)

VDD

(B1

IN-

(C1

**Pin Assignments** 

OUT+

PVDD 2

VDD 3

IN- 4

SD 1

NC

IN+3

IN- 4

0UT+1

PVDD 2

VDD 3

IN- 4

2)

(1)



PAM8303C

### ULTRA LOW EMI, 3W FILTERLESS MONO CLASS-D AUDIO POWER AMPLIFIER

8 OUT-

(7 GND

IN+

OUT-

OUT+

8 OUT-

7 GND

6 SD

5 IN+

7 GND

6 VDD

6 SD

(5

8

5


### Description

The PAM8303C is a 3W mono filterless Class-D amplifier with high PSRR and differential input that eliminate noise and RF rectification.

Features like 90% efficiency and small PCB area make the PAM8303C Class-D amplifier ideal for cellular handsets. The filterless architecture requires no external output filter, fewer external components, less PCB area and lower system costs, and simplifies application design.

The PAM8303C features short circuit protection and thermal shutdown.

The PAM8303C is available in 9-ball WCSP, MSOP-8 and DFN 3x3 8-pin packages.



### Features

- Ultra Low EMI, -20dB Better Than FCC Class-B @ 300MHz
- High Efficiency up to 90% @1W with an 8Ω Speaker
- Shutdown Current <1µA
- 3W@10% THD Output with a 4Ω Load at 5V Supply
- Demanding Few External Components
- Superior Low Noise without Input
- Supply Voltage from 2.8V to 5.5V
- Short Circuit Protection
- Thermal Shutdown
- Available in Space Saving Packages: 1.45mmx1.45mm WCSP9, MSOP-8, DFN3x3-8
- Pb-Free Package


## Applications

- Cellular Phones/Smart Phones
- MP4/MP3
- GPS
- Digital Photo Frame
- Electronic Dictionary
- Portable Game Machines






## **Typical Applications Circuit**



## **Pin Descriptions**

Pin		Pin Name			Function
Name	WCSP(A)	DFN3X3-8 (B)	DFN3X3-8 (C)	MSOP-8 (B)	Function
OUT+	C3	1	5	1	Positive BTL Output
PVDD	B2	2	—	2	Power Supply
VDD	B1	3	6	3	Analog Power Supply
IN-	C1	4	4	4	Negative Differential Input
IN+	A1	5	3	5	Positive Differential Input
SD	C2	6	1	6	Shutdown Terminal (active low)
GND	A2, B3	7	7	7	Ground
OUT-	A3	8	8	8	Negative BTL Output
NC	—	—	2	—	

## **Functional Block Diagram**







## Absolute Maximum Ratings (@T<sub>A</sub> = +25°C, unless otherwise specified.)

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Parameter	Rating	Unit	
Supply Voltage	6.0	M	
Input Voltage	-0.3 to V <sub>DD</sub> +0.3	V	
Maximum Junction Temperature	150		
Storage Temperature	-65 to +150	°C	
Soldering Temperature	250, 10 sec		

## Recommended Operating Conditions (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Parameter	Rating	Unit
Supply Voltage Range	2.8 to 5.5	V
Ambient Temperature Range	-40 to +85	°C
Junction Temperature Range	-40 to +125	°C

### **Thermal Information**

Parameter	Package	Symbol	Max	Unit	
	WCSP 1.45x1.45		90-220		
Thermal Resistance (Junction to Ambient)	MSOP-8	θ <sub>JA</sub>	180	0000	
	DFN3x3-8		47.9	°C/W	
Thermal Resistance (Junction to Case)	MSOP-8	θ <sub>JC</sub>	75		

**Note**: For the 9-pin CSP package, the thermal resistance is highly dependent on the PCB heat sink area. For example, the Θ<sub>ja</sub> can equal to 195°C/W with 50mm<sup>2</sup> total area or 135°C/W with 500mm<sup>2</sup> area. When using ground and power planes, the value is around 90°C/W.






# **Electrical Characteristics** (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, Gain = 2V/V, R<sub>L</sub> = L(33 $\mu$ H) + R + L(33 $\mu$ H), unless otherwise specified.)

Symbol	Parameter Test Conditions		Min	Тур	Max	Units	
V <sub>DD</sub>	Supply Voltage			2.8		5.5	V
			$V_{DD} = 5.0V$	2.85	3.00		w
		THD+N = 10%, f = 1KHz, R = $4\Omega$	V <sub>DD</sub> = 3.6V	1.65	1.80		
			V <sub>DD</sub> = 3.2V	1.20	1.35		
			$V_{DD} = 5.0V$	2.50	2.66		
		THD+N = 1%, f = 1KHz, R = 4 $\Omega$	V <sub>DD</sub> = 3.6V	1.15	1.30		W
			V <sub>DD</sub> = 3.2V	0.85	1.0		Ì
Po	Output Power	THD+N = 10%, f = 1KHz, R = 8Ω	$V_{DD} = 5.0V$	1.65	1.8		w
			V <sub>DD</sub> = 3.6V	0.75	0.9		
			V <sub>DD</sub> = 3.2V	0.55	0.7		
			$V_{DD} = 5.0V$	1.3	1.5		
		THD+N = 1%, f = 1KHz, R = 8Ω	V <sub>DD</sub> = 3.6V	0.55	0.72		w
			V <sub>DD</sub> = 3.2V	0.40	0.55		
		$V_{DD} = 5.0V, P_O = 1W, R = 8\Omega$			0.28	0.35	1
		$V_{DD} = 3.6V, P_O = 0.1W, R = 8\Omega$	f = 1kHz		0.40	0.45	%
	Total Harmonic Distortion Plus	$V_{DD} = 3.2V, P_O = 0.1W, R = 8\Omega$			0.55	0.60	
THD+N	Noise	$V_{DD} = 5.0V, P_O = 0.5W, R = 4\Omega$			0.20	0.25	%
		$V_{DD} = 3.6V, P_O = 0.2W, R = 4\Omega$	f = 1kHz		0.35	0.40	
		$V_{DD} = 3.2V, P_O = 0.1W, R = 4\Omega$	_		0.5	0.55	
	Power Supply Ripple Rejection	$V_{DD} = 3.6V$ , Inputs AC-Grounded with $C_{IN} = 1\mu F$	f = 217Hz		-63	-55	dB
PSRR			f = 1kHz		-62	-55	
			f = 10kHz		-52	-40	
Dyn	Dynamic Range	$V_{DD}$ = 5V, THD = 1%, R = 8 $\Omega$	f = 1kHz	85	95		
V <sub>N</sub>	Output Noise	Inputs AC-Grounded	No A-Weighting		50	100	μV
۷N	•		A-Weighting		30	60	μ•
CMRR	Common Mode Rejection Ratio	V <sub>IC</sub> = 100m, V <sub>PP</sub> , f =1kHz		40	63		dB
η	Peak Efficiency	$R_L = 8\Omega$ , THD = 10%	f = 1kHz 85 90		90		
.1		$R_L = 4\Omega$ , THD = 10%		80	86		%
	Quiescent Current	V <sub>DD</sub> = 5.0V			7.5	10	
lq		V <sub>DD</sub> = 3.6V	R = 8Ω		4.6	7	
		V <sub>DD</sub> = 3.0V			3.6	5	mA
I <sub>SD</sub>	Shutdown Current	$V_{DD} = 3.0V$ to 5.0V	$V_{SD} = 0.3V$		0.5	2	μA
6	Static Drain-to-Source On-State Resistor	CSP Package, High Side PMOS	$V_{DD} = 5.0V$		280	350	
		plus Low Side NMOS, I = 500mA	$V_{DD} = 3.6V$		300	375	
			$V_{DD} = 3.0V$		325	400	
R <sub>DS(ON)</sub>		MSOP/DFN package, High Side PMOS plus	$V_{DD} = 5.0V$		365	420	
			$V_{DD} = 3.6V$		385	450	
		Low Side NMOS, I = 500mA	$V_{DD} = 3.0V$		410	500	
R <sub>IN</sub>	Input Resistance				150		KΩ
f <sub>SW</sub>	Switching Frequency	V <sub>DD</sub> = 3V to 5V		200	250	300	KHz
Gv	Closed Loop Gain	V <sub>DD</sub> = 3V to 5V			300kΩ/RI		dB
Vos	Output Offset Voltage	Input AC-Ground, $V_{DD} = 5V$			10	50	mV
VIH	Enable Input High Voltage	$V_{DD} = 5V$		1.5			V
VIL	Enable Input Low Voltage	V <sub>DD</sub> = 5V			1	0.3	V





# Typical Performance Characteristics (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, f = 1kHz, Gain = 2V/V, unless otherwise specified.)










## **Typical Performance Characteristics** (cont.) (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, f = 1kHz, Gain = 2V/V, unless otherwise specified.)

%







10. THD+N VS Frequency 10 Ap  $R_{L} = 8\Omega, V_{DD} = 3.6V$ BW=10Hz ~30kHz Po=100mW NIII ΠЩ N. 0.5 ft 0.2 Po=500mW 0.1∟ 20 ..... 500 20k 50 100 200 2k 5k 10k 1k Hz






50k100k

10 k 20k


## Typical Performance Characteristics (cont.) (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, f = 1kHz, Gain = 2V/V, unless otherwise specified.)










## **Typical Performance Characteristics** (cont.) (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, f = 1kHz, Gain = 2V/V, unless otherwise specified.)














## **Typical Performance Characteristics** (cont.) (@T<sub>A</sub> = +25°C, V<sub>DD</sub> = 5V, f = 1kHz, Gain = 2V/V, unless otherwise specified.)








## **Application Information**

#### **Test Setup for Performance Testing**



Notes: 1. The AP AUX-0025 low pass filter is necessary for Class-D amplifier measurement with AP analyzer. 2. Two 22µH inductors are used in series with load resistor to emulate the small speaker for efficiency measurement.

#### Input Resistance (RI)

The input resistors  $(R_I)$  set the gain of the amplifier according to Equation 1.

$$Gain = \frac{2x150k\Omega}{R_{I}} \left(\frac{V}{V}\right)$$

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized. Matching is more important than overall tolerance. Resistor arrays with 1% matching can be used with a tolerance greater than 1%.

Place the input resistors very close to the PAM8303C to limit noise injection on the high impedance nodes.

For optimal performance the gain should be set to 2X ( $R_1$  = 150k) or lower. Lower gain allows the PAM8303C to operate at its best, and keeps a high voltage at the input making the inputs less susceptible to noise. In addition to these features, higher value of  $R_1$  minimizes pop noise.

#### Input Capacitors (C<sub>I</sub>)

In the typical application, an input capacitor, C<sub>i</sub>, is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, Ci and the minimum input impedance R<sub>I</sub> form is a high-pass filter with the corner frequency determined in the follow equation:

$$f_{\rm C} = \frac{1}{2\Pi R_{\rm I} C_{\rm I}}$$

It is important to consider the value of  $C_i$  as it directly affects the low frequency performance of the circuit. For example, when  $R_i$  is 150k $\Omega$  and the specification calls for a flat bass response are down to 150Hz. Equation is reconfigured as followed:

$$C_{I} = \frac{1}{2\Pi R_{I} F_{CI}}$$

When input resistance variation is considered, the  $C_I$  is 7nF, so one would likely choose a value of 10nF. A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_I$ ,  $R_I + R_F$ ) to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications.

For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level is held at  $V_{DD}/2$ , which is likely higher than the source DC level. Please note that it is important to confirm the capacitor polarity in the application.





### Application Information (cont.)

#### Decoupling Capacitor (C<sub>S</sub>)

The PAM8303C is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) as low as possible. Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalentseries- resistance (ESR) ceramic capacitor, typically  $1\mu$ F, is placed as close as possible to the device each  $V_{DD}$  and  $PV_{DD}$  pin for the best operation. For filtering lower frequency noise signals, a large ceramic capacitor of  $10\mu$ F or greater placed near the audio power amplifier is recommended.

#### How to Reduce EMI

Most applications require a ferrite bead filter for EMI elimination shown at Figure 1. The ferrite filter reduces EMI around 1MHz and higher. When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies.




Figure 1: Ferrite Bead Filter to Reduce EMI

In order to reduce power consumption while not in use, the PAM8303C contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when logic low is placed on the SD pin. By switching the shutdown pin connected to GND, the PAM8303C supply current draw will be minimized in idle mode.

#### **Shutdown Operation**

In order to reduce power consumption while not in use, the PAM8303C contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when logic low is placed on the pin. By switching the shutdown pin connected to GND, the PAM8303C supply current draw will be minimized in idle mode.

#### Under Voltage Lock-Out (UVLO)

The PAM8303C incorporates circuitry designed to detect low supply voltage. When the supply voltage drops to 2.3V or below, the PAM8303C goes into a state of shutdown, and the device comes out of its shutdown state and restore to normal function only when reset the power supply or SD pin.

Thermal protection on the PAM8303C prevents the device from damage when the internal die temperature exceeds +135°C. There is a 15°C tolerance on this trip point from device to device. Once the die temperature exceeds the set point, the device will enter the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die decreased by 30°C. This large hysteresis will prevent motor boating sound well and the device begins normal operation at this point with no external system interaction.

#### **POP and Click Circuitry**

The PAM8303C contains circuitry to minimize turn-on and turn-off transients or "click and pops", where turn-on refers to either power supply turnon or device recover from shutdown mode. When the device is turned on, the amplifiers are internally muted. An internal current source ramps up the internal reference voltage. The device will remain in mute mode until the reference voltage reach half supply voltage, 1/2 V<sub>DD</sub>. As soon as the reference voltage is stable, the device will begin full operation. For the best power-off pop performance, the amplifier should be set in shutdown mode prior to removing the power supply voltage.





## Application Information (cont.)

### **PCB Layout Guidelines**

#### Grounding

It is recommended to use plain grounding or separate grounds. Do not use one line connecting power GND and analog GND. Noise currents in the output power stage need to be returned to output noise ground and nowhere else. When these currents circulate elsewhere, they may get into the power supply, or the signal ground, etc, even worse, they may form a loop and radiate noise. Any of these instances results in degraded amplifier performance. The output noise ground that the logical returns for the output noise currents associated with Class-D switching must tie to system ground at the power exclusively. Signal currents for the inputs, reference need to be returned to quite ground. This ground only ties to the signal components and the GND pin. GND then ties to system ground.

#### **Power Supply Line**

As same to the ground,  $V_{DD}$  and  $PV_{DD}$  need to be separately connected to the system power supply. It is recommended that all the trace could be routed as short and thick as possible. For the power line layout, just imagine water stream, any barricade placed in the trace (shown in Figure 2) could result in the bad performance of the amplifier.




Figure 2. Power Line

#### **Components Placement**

Decoupling capacitors-As previously described, the high-frequency  $1\mu$ F decoupling capacitors should be placed as close to the power supply terminals ( $V_{DD}$  and  $PV_{DD}$ ) as possible. Large bulk power supply decoupling capacitors ( $10\mu$ F or greater) should be placed near the PAM8303C on the  $PV_{DD}$  terminal.


Input resistors and capacitors need to be placed very close to input pins.

Output filter - The ferrite EMI filter should be placed as close to the output terminals as possible for the best EMI performance, and the capacitors used in the filters should be grounded to system ground.






## **Ordering Information**



Part Number	Part Marking	Package Type	Standard Package
PAM8303CAZN	BH YW	WCSP 9	3000 Units/Tape&Reel
PAM8303CBYC	P8303C XXXYW	DFN3x3-8	3000 Units/Tape&Reel
PAM8303CCYC	P8303C XXXYW	DFN3x3-8	3000 Units/Tape&Reel
PAM8303CBSC	P8303C XXXYW	MSOP-8	2500 Units/Tape&Reel

## **Marking Information**




## Marking

BH YW

BH: Product Code of PAM8303C Y: Year W: Week








### Package Outline Dimensions (All dimensions in mm.)

WCSP









# Package Outline Dimensions (cont.) (All dimensions in mm.)

MSOP-8






DEE	Millimeter		
REF	Min	Max	
A		1.10	
A1	0.05	0.15	
A2	0.78	0.94	
b	0.22	0.38	
с	0.08	0.23	
D	2.90	3.10	
E	2.90	3.10	
E1	4.75	5.05	
е	0.65BSC		
L	0.40	0.70	





## Package Outline Dimensions (cont.) (All dimensions in mm.)

DFN3x3-8



Unit: Millimeter





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

- 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2013, Diodes Incorporated

www.diodes.com