

PI3HDMI201

2:1 Active HDMITM Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

Features

- Supply voltage, $V_{DD} = 3.3V \pm 5\%$
- Each Port can support DVI or HDMI[™] signals
- Supports both AC-coupled and DC-coupled inputs
- Supports Deep ColorTM
- High Performance, up to 2.5 Gbps per channel
- Switching support for 3 side band signals (SCL, SDA and HPD)
- 5V Tolerance on all side band signals
- SCL, SDA, and HPD pins are the only pins that can support HOT INSERTION
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- TMDS input termination control on all high speed inputs
- HDCP reset circuitry for quick communication when switching from one port to another
- Configurable output swing control (500mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization Single default setting will support all cable lengths
- 8kV Contact ESD protection on all input data/clock pins per IEC61000-4-2
- Propagation delay $\leq 2ns$
- High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 56-contact TQFN (ZF56)

Description

Pericom Semiconductor's PI3HDMI201 2:1 active switch circuit is targeted for high-resolution video networks that are based on DVI/HDMI[™] standards and TMDS signal processing. The PI3HDMI201 is an active 2 TMDS to 1 TMDS receiver switch with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. It provides three controllable output swings. The allowable output swings are 500mV, 750mV and 1000mV. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMITM/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band switch together with the high speed switch in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).


The maximum DVI/HDMI[™] Bandwidth of 2.5 Gbps provides 36bit deep color[™] support, which is offered by HDMI[™] revision 1.3. Due to its active uni-directional feature, this switch is designed for usage only for the video receiver's side. For consumer video networks, the device sits at the receiver's side to switch between multiple video components, such as PC, DVD, STB, D-VHS, etc. The PI3HDMI201 also provides enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.

The Optimized Equalization provides the user a single optimal setting that can provide HDMITM compliance in regards to jitter for all cable lengths: 1meter to 20meters and color depths of 8bit/ ch, or 12bit/ch.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25metere cable length.




Pin Configuration (Top View)



Receiver Block

Each input has integrated equalization that can eliminate deterministic jitter caused by 25meter 24AWG cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI[™] connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, 1 HPD signal, and DDC signals. TMDS channels have following temination scheme for Rx Sense support.



HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of




| Pin # | Pin Name | I/O | Description |
|---------------------------------|--|-----|---|
| 3, 6, 9, 56 | D ₀ +A, D ₁ +A, D ₂ +A, CLK+A | Ι | Port A TMDS Positive inputs |
| 15, 18, 21, 12 | D ₀ +B, D ₁ +B, D ₂ +B, CLK+B | Ι | Port B TMDS Positive inputs |
| 2, 5, 8, 55 | D ₀ -A, D ₁ -A, D ₂ -A, CLK-A | I | Port A TMDS Negative inputs |
| 14, 17, 20, 11 | D ₀ -B, D ₁ -B, D ₂ -B, CLK-B | Ι | Port B TMDS Negative inputs |
| , 10, 16, 22, 32, 38, 44, 54 | GND | | Ground |
| 51 | HPDA | 0 | Port A HPD output |
| 23 | HPD _B | 0 | Port B HPD output |
| 47 | HPD_Sink | Ι | Sink side hot plug detector input. |
| 50 | ŌĒ | Ι | Output Enable, Active LOW |
| 53 | SCLA | I/O | Port A DDC Clock |
| 25 | SCLB | I/O | Port B DDC Clock |
| 45 | SCL_Sink | I/O | Sink Side DDC Clock |
| 52 | SDAA | I/O | Port A DDC Data |
| 24 | SDAB | I/O | Port B DDC Data |
| 46 | SDA_Sink | I/O | Sink Side DDC Data |
| 49 | SEL1 | Ι | Source Input Selector (See Truth Table) |
| 1, 7, 13, 19, 35, 41, 48 | V _{DD} | | 3.3V Power Supply |
| 39, 36, 33, 42 | D ₀ +, D ₁ +, D ₂ +, CLK+ | 0 | TMDS positive outputs |
| 40, 37, 34, 43 | D ₀ -, D ₁ -, D ₂ -, CLK- | 0 | TMDS negative outputs |
| 28, 26 | EQ_S0, EQ_S1 | Ι | Equalizer controls, Internal pull-ups are added to both. |
| 31, 30, 29 | OC_S0, OC_S1, OC_S2 | Ι | Output buffer controls Note: all 3 pins have internal pull-ups |
| 27 | SEL2 | Ι | Source Input Selector (See Truth Table) |



PI3HDMI201 2:1 Active HDMI[™] Compatible Switch with Optimized Equalization for Enhanced Signal Integrity

Switch Block Diagram



HDMI Licensing, LLC in the United States and other countries.



Truth Table

| ŌĒ | SEL1 | SEL2 | Function for TMDS output | HPDA | HPD _B |
|----|------|------|---|----------------------|----------------------|
| 0 | 1 | Х | Port A is active & TMDS Rx Termination on Port B goes to 250Kohm | HPD_sink | L |
| 0 | 0 | 1 | Port B is active, & TMDS Rx Termination on Port A goes to 250Kohm | L | HPD_sink |
| 0 | 0 | 0 | All TMDS outputs & TMDS inputs are Hi-Z, SCL/SDA (Port A & B) are off | L | L |
| 1 | Х | Х | All TMDS outputs are Hi-Z | Follow SEL1 and SEL2 | Follow SEL1 and SEL2 |

OC Setting Value Logic Table

| Inp | Input Control Pins | | | Setting Value |
|----------------------|--------------------|----------------------|-------------------------|-------------------|
| OC_S2 ⁽¹⁾ | OC_S1(1) | OC_S0 ⁽¹⁾ | V _{swing} (mV) | Pre-emphasis (dB) |
| 1 | 1 | 1 | 500 | 0 |
| 1 | 1 | 0 | 750 | 0 |
| 1 | 0 | 1 | 1000 | 0 |
| 1 | 0 | 0 | 600 | 0 |
| 0 | 1 | 1 | 500 | 0 |
| 0 | 1 | 0 | 500 | 1.5 |
| 0 | 0 | 1 | 500 | 3.5 |
| 0 | 0 | 0 | 500 | 6 |

Note:

1. Integrated pull-ups

EQ Setting Value Logic Table for high speed data bits (TMDS CLK input is left at 3dB default always)

| EQ_S1 ⁽¹⁾ | EQ_S0 ⁽¹⁾ | Setting Value | |
|----------------------|----------------------|--|--|
| 0 | 0 | 5dB on all high speed data inputs | |
| 0 | 1 | 3dB on all high speed data inputs | |
| 1 | 0 | 8dB on all high speed data inputs | |
| 1 | 1 | Optimized Equalization on all high speed data inputs (Default setting which can support all cable lengths from 1meter to 20meters) | |

Notes:

1) Integrated internal pull-ups



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature Supply Voltage to Ground Potential DC Input Voltage DC Output Current Power Discinguise | 0.5V to +4.0V 0.5V to V _{DD} 120mA |
|---|---|
| Power Dissipation | |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Units | |
|-----------------------------------|--|-------|------|------------------------|-------|--|
| V _{DD} | Supply Voltage | 3.135 | 3.3 | 3.465 | V | |
| TA | Operating free-air temperature | 0 | | 70 | °C | |
| TMDS Diff | erential Pins (D _X ±A, D _X ±B, CLK±A, CLK±B) | | | | | |
| V _{ID} | Receiver peak-to-peak differential input voltage | 150 | | 1560 | mVp-p | |
| V _{IC} | Input common mode voltage | 2 | | V _{DD} + 0.01 | V | |
| V _{DD} | TMDS output termination voltage | 3.135 | 3.3 | 3.465 | V | |
| R _T | Termination resistance | 45 | 50 | 55 | ohm | |
| | Signaling rate | 0 | | 2.5 | Gbps | |
| Control Pin | $s (OC_Sx, EQ_Sx, SEL, \overline{OE})$ | | | | - | |
| V _{IH} | LVTTL High-level input voltage | 2 | | V _{DD} | V | |
| V _{IL} | LVTTL Low-level input voltage | GND | | 0.8 | - V | |
| DDC Pins (S | SCL, SCL_SINK, SDA, SDA_SINK) | | | | | |
| V _{I(DDC)} Input voltage | | GND | | 5.5 | V | |
| Status Pins | (HPD_SINK) | | | | | |
| V _{IH} | LVTTL High-level input voltage | 2 | | 5.3 | v | |
| V _{IL} | LVTTL Low-level input voltage | GND | | 0.8 | | |



TMDS Compliance Test Results

| Item | HDMI [™] 1.3 Spec | Pericom Product Spec | |
|---|---|--|--|
| Operating Conditions | 1 | | |
| Termination Supply Voltage, V _{DD} | $3.3V \le 5\%$ | 3.30 ± 5% | |
| Terminal Resistance | 50-ohm ± 10% | 45 to 55-ohm | |
| Source DC Characteristics at TP1 | l | | |
| Single-ended high level output voltage, VH | $V_{DD} \pm 10 mV$ | $V_{DD} \pm 10 mV$ | |
| Single-ended low level output voltage, VL | $(V_{DD} - 600mV) \le VL \le (V_{DD} - 400mV)$ | $(V_{DD} - 600mV) \le VL \le (V_{DD} - 400mV)$ | |
| Single-ended output swing voltage, Vswing | $400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$ | $400 \text{mV} \le \text{Vswing} \le 600 \text{mV}$ | |
| Single-ended standby (off) output voltage, Voff | $V_{DD} \pm 10 mV$ | $V_{DD} \pm 10 mV$ | |
| Transmitter AC Characteristics at TP1 | | | |
| Risetime/Falltime (20%-80%) | $75ps \le Risetime/Falltime \le 0.4 Tbit$ $(75ps \le tr/tf \le 242ps) @ 1.65 Gbps$ | 240ps | |
| Intra-Pair Skew at Transmitter Connector, max | 0.15 Tbit (90.9ps @ 1.65 Gbps) | 60ps max | |
| Inter-Pair Skew at Transmitter Connector, max | 0.2 Tpixel (1.2ns @ 1.65 Gbps) | 100ps max | |
| Clock Jitter, max | 0.25 Tbit (151.5ps @ 1.65 Gbps) | 82ps max | |
| Sink Operating DC Characteristics at TP2 | 1 | L | |
| Input Differential Voltage Level, Vdiff | $150 \le V diff \le 1200 mV$ | $150mV \le V_{DIFF} \le 1200mV$ | |
| Input Common Mode Voltage Level, V _{ICM} | $(V_{DD} - 300mV) \le Vicm \le (V_{DD} - 37.5mV)$ Or $V_{DD} \pm 10\%$ | $\begin{array}{l} (\ V_{DD} \mbox{-} \ 300mV) \leq Vicm \leq \ (\ V_{DD} \mbox{-} \ 37.5mV) \\ Or \\ V_{DD} \mbox{=} \ 10\% \end{array}$ | |
| Sink DC Characteristics When Source Disable | ed or Disconnected at TP2 | | |
| Differential Voltage Level | $V_{DD} \pm 10 mV$ | V _{DD} ±10mV | |



| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
|----------------------|--|--|--------------------------|----------------------------|--------------------------|--------------------|
| I _{CC} | Supply Current | $V_{IH} = V_{DD}, V_{IL} = V_{DD} - 0.4V,$ $R_T = 50$ -ohm, $V_{DD} = 3.3V$, OC SX | | 120 | | mA |
| P _D | Power Dissipation | = LOW, x = 0, 1, 2 | | 400 | | mW |
| I _{CCQ} | Standby Current | \overline{OE} = HIGH, SEL1 = Low, SEL2 = Low, V _{DD} =3.3V | | 8 | | mA |
| TMDS Di | fferential Pins ($D_X \pm A$, $D_X \pm B$, $D_X \pm$, CLF | X±A, CLK±B, CLK±) | | | | |
| V _{OH} | Single-ended high-level output voltage | | V _{DD} - 10 | | V _{DD} + 10 | |
| V _{OL} | Single-ended low-level output voltage | | V _{DD} - 600 | | V _{DD} - 400 | mV |
| V _{swing} | Single-ended output swing voltage | $V_{} = 2.2 V P_{} = 50 \text{ obm}$ | 400 | | 600 | |
| V _{OD(O)} | Overshoot of output differential volt- age | $V_{DD} = 3.3 V$, $R_T = 50$ -ohm Pre-emphasis/De-emphasis = 0dB | | 6% | 15% | 2x |
| V _{OD(U)} | Undershoot of output differential volt- age | | | 12% | 25% | V _{swing} |
| $\Delta V_{OC(SS)}$ | Change in steady-state common-mode output voltage between logic states | | | 0.5 | 5 | mV |
| I _(OS) | Short circuit output current | | | | 12 | mA |
| V _{ODE(SS)} | Steady state output differential voltage | $OC_Sx = GND, Dx \pm AB = 250$ | 560 | | 840 | |
| V _{ODE(PP)} | Peak-to-peak output differential voltage | Mbps HDMI [™] data pattern, X = 0, 1, 2 CLK±A, B = 25 MHz clock | 800 | | 1200 | mVp-p |
| V _{I(open)} | Single-ended input voltage under high impedance input or open input | $I_I = 10 \mu A$ | V _{DD} - 10 | | V _{DD} + 10 | mV |
| R _{INT} | Input termination resistance | $V_{IN} = 2.9V$ | 45 | 50 | 55 | ohm |
| DDC I/O I | Pins (SCL, SCL_SINK, SDA, SDA_SIN | K) | | | | |
| Ilkg | Input leakage current | $V_I = 0.1 V_{DD}$ to $0.9 V_{DD}$ to isolated DDC ports | | 0.1 | 2 | μΑ |
| C _{IO} | Input/output capacitance | $V_{I} = 0V$ | | 7.5 | | pF |
| R _{ON} | Switch resistance | $I_{\rm O} = 3 {\rm mA}, V_{\rm O} = 0.4 {\rm V}$ | | 25 | 50 | ohm |
| VPASS | Switch output voltage | $V_{I} = 3.3V, I_{I} = 100\mu A$ | 1.5(2) | 2.0 | 2.5(3) | V |
| Status Pin | s (HPD) | • | - | - | | |
| V _{OH(TTL)} | TTL High-level output voltage | $I_{OH} = -4mA$ | 2.4 | | | V |
| VOL(TTL) | TTL Low-level output voltage | $I_{OL} = 4mA$ | | 1 | 0.4 | V |

(Table Continued)



Electrical Characteristics (Continued)

| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units | | |
|-----------------|----------------------------------|--------------------------------------|------|----------------------------|------|-------|--|--|
| Control P | Control Pins (SEL, OE) | | | | | | | |
| I _{IH} | High-level digital input current | V_{IH} = 2.0V or V_{DD} | -10 | | 10 | | | |
| I _{IL} | Low-level digital input current | $V_{IL} = GND \text{ or } 0.8V$ | -10 | | 10 | 10 µA | | |
| Status Pin | Status Pins (HPD_SINK) | | | | | | | |
| ITerel | High-level digital input current | $V_{\rm IH} = 5.3 V$ | -50 | | 50 | | | |
| I _{IH} | | $V_{\rm IH} = 2.0 V$ or $V_{\rm DD}$ | -10 | | 10 | μΑ | | |
| I _{IL} | Low-level digital input current | $V_{IL} = GND \text{ or } 0.8V$ | -10 | | 10 | | | |

Notes:

1. All typical values are at 25°C and with a 3.3V supply.

2. The value is tested in full temperature range at 3.0V.

3. The value is tested in full temperature range at 3.6V.



| Symbol | Parameter | Test Conditions | Min. | Typ. ⁽¹⁾ | Max. | Units |
|----------------------|---|---|------|---------------------|------|-------|
| TMDS Di | ifferential Pins (Dx±, CLK±) | | • | • | | |
| tpd | Propagation delay | | | | 2000 | |
| t _r | Differential output signal rise time (20% - 80%) | | 75 | | 240 | |
| t_{f} | Differential output signal fall time (20% - 80%) | $V_{DD} = 3.3V$, $R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB | 75 | | 240 | |
| t _{sk(p)} | Pulse skew | | | 10 | 50 | |
| t _{sk(D)} | Intra-pair differential skew | | | 23 | 50 | |
| t _{sk(0)} | Inter-pair differential skew ⁽²⁾ | | | | 100 | ps |
| t _{jit(pp)} | Peak-to-peak output jitter from CLK± residual jitter | pre-emphasis/de-emphasis = 0dB, Dx±A, B = 1.65 Gbps HDMI™ data | | 15 | 30 | - |
| t _{jit(pp)} | Peak-to-peak output jitter from Dx± residual jitter | pattern, $x = 0, 1, 2$ CLK $\pm A, B = 165$ MHz clock | | 18 | 50 | |
| t _{DE} | De-emphasis duration | de-emphasis = -3.5dB, $Dx\pm A$, B = 250 Mbps HDMI TM data pattern, x = 0, 1, 2 CLK $\pm A$, B = 25 MHz clock | | 240 | | |
| t _{SX} | Select to switch output | | | | 10 | |
| t _{en} | Enable time | | | | 200 | ns |
| t _{dis} | Disable time | | | | 10 | |
| DDC I/O | Pins (SCL, SCL_SINK, SDA, SDA_SIN | K) | • | • | | |
| t _{pd(DDC)} | Propagation delay from SCLn to SCL_SINK or SDAn to SDA_SINK or SDA_SINK to SDAn | $C_L = 10 pF$ | | 0.4 | 2.5 | ns |
| Control a | nd Status Pins (SEL, HPD_SINK, HPD) | | | | | |
| t _{pd(HPD)} | Propagation delay (from HPD_SINK to the active port of HPD) | $C_{\rm r} = 10 {\rm pF}$ | | 2 | 6.0 | 200 |
| t _{sx(HPD)} | Switch time (from port select to the lat- est valid status of HPD) | $C_L = 10 pF$ | | 3 | 6.5 | ns |

Switching Characteristics (over recommended operating conditions unless otherwise noted)

1. All typical values are at 25°C and with a 3.3V supply.

2. $t_{sk(o)}$ is the magnitude of the difference in propagation delay times between any specified terminals of channel 2 to 4 of a device when inputs are tied together.

Application Information

Supply Voltage


All V_{DD} pins are recommended to have a 0.01 uF capacitor tied from V_{DD} to GND to filter supply noise

TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDMI201 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.



Package Mechanical: 56-pin, Low Profile Quad Flat Package (ZF56)



Ordering Information

| Ordering Code | Package Code | Package Description |
|---------------|--------------|------------------------------|
| PI3HDMI201ZFE | ZF | 56-pin, Pb-free & Green TQFN |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com



HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org