



8-bit I<sup>2</sup>C-bus and SMBus I/O port with interrupt

# Features

- → Operation power supply voltage from 2.3V to 5.5 V
- → 8-bit I<sup>2</sup>C-bus GPIO with interrupt and reset
- → 5V tolerant I/Os
- ➔ Polarity inversion register
- → Active LOW interrupt output
- → Low current consumption
- → 0Hz to 400KHz clock frequency
- → Noise filter on SCL/SDA inputs
- ➔ Power-on reset
- → ESD protection (4KV HBM and 1KV CDM)
- ➔ Offered in four different packages: SOIC-16, TSSOP-16 and TQFN 3x3-16, TQFN 4x4-16

# Description


The PI4IOE5V9554 and PI4IOE5V9554A provide 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I<sup>2</sup>C-bus/SMBus applications. It includes the features such as higher driving capability, 5V tolerance, lower power supply, individual I/O configuration, and smaller packaging. It provides a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.


The PI4IOE5V9554/PI4IOE5V9554A consist of an 8-bit register to configure the I/Os as either inputs or outputs, and an 8-bit polarity register to change the polarity of the input port register data. The data for each input or output is kept in the corresponding Input port or Output port register. All registers can be read by the system master.

The PI4IOE5V9554/PI4IOE5V9554A open-drain interrupt output is activated and indicate to the system when any input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed I<sup>2</sup>C-bus address and allow up to eight devices to share the same I<sup>2</sup>C-bus/SMBus. The PI4IOE5V9554A is identical to the PI4IOE5V9554 except that the fixed I<sup>2</sup>C-bus address is different allowing up to sixteen of these devices (eight of each) on the same I<sup>2</sup>C-bus/SMBus.

# **Pin Configuration**









# **Pin Description**

Table 1: Pin Description

| Pin               |        |      |      |                               |  |
|-------------------|--------|------|------|-------------------------------|--|
| SOIC16<br>TSSOP16 | TQFN16 | Name | Туре | Description                   |  |
| 1                 | 15     | A0   | Ι    | Address input 0               |  |
| 2                 | 16     | A1   | Ι    | Address input 1               |  |
| 3                 | 1      | A2   | Ι    | Address input 2               |  |
| 4                 | 2      | IO0  | I/O  | input/output 0                |  |
| 5                 | 3      | IO1  | I/O  | input/output 1                |  |
| 6                 | 4      | IO2  | I/O  | input/output 2                |  |
| 7                 | 5      | IO3  | I/O  | input/output 3                |  |
| 8                 | 6      | GND  | G    | Supply ground                 |  |
| 9                 | 7      | IO4  | I/O  | input/output 4                |  |
| 10                | 8      | IO5  | I/O  | input/output 5                |  |
| 11                | 9      | IO6  | I/O  | input/output 6                |  |
| 12                | 10     | IO7  | I/O  | input/output 7                |  |
| 13                | 11     | INT  | 0    | Interrupt output (open drain) |  |
| 14                | 12     | SCL  | Ι    | Serial clock line             |  |
| 15                | 13     | SDA  | Ι    | Serial data line              |  |
| 16                | 14     | VCC  | Р    | Supply voltage                |  |

\* I = Input; O = Output; P = Power; G = Ground





# **Maximum Ratings**

| Doursen grannler                       | 0.5V to $160V$    |
|--|-------------------|
| Power supply                           |                   |
| Voltage on an I/O pin                  | GND-0.5V to +6.0V |
| Input current                          | ±20mA             |
| Output current on an I/O pin           | ±50mA             |
| Supply current                         | ±160mA            |
| Ground supply current                  |                   |
| Total power dissipation                |                   |
| Operation temperature                  | 40~85°C           |
| Storage temperature                    | 65~150°C          |
| Maximum Junction temperature, T j(max) | 125°C             |
|  |                   |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **Static characteristics**

VCC = 2.3 V to 5.5 V; GND = 0 V; Tamb= -40 °C to +85 °C; unless otherwise specified.

Table 2: Static characteristics

| Symbol           | Parameter                             | Conditions  | Min.   | Тур. | Max.    | Unit |
|------------------|---------------------------------------|---|--------|------|---------|------|
| Power supp       | bly                                   | ·   | •      |      |         |      |
| V <sub>CC</sub>  | Supply voltage                        |   | 2.3    | -    | 5.5     | V    |
| т                | Supply current                        | Operating mode; VCC = 5.5 V; no load;<br>fsCL= 400 kHz                              | -      | 40   | 60      | μΑ   |
| I <sub>CC</sub>  | Supply current                        | Operating mode; VCC = 2.3 V; no load;<br>fSCL= 400 kHz                              |        | 10   | 20      | uA   |
| т                | Ctore dhee comment                    | Standby mode; $VCC = 5.5 V$ ; no load;<br>VI = GND; $fSCL = 0 kHz$ ; $I/O = inputs$ | -      | 500  | 700     | uA   |
| I <sub>stb</sub> | Standby current                       | Standby mode; VCC = 5.5 V; no load;<br>VI = VCC; fSCL= 0 kHz; I/O = inputs          | -      | 0.25 | 1       | μΑ   |
| V <sub>POR</sub> | Power-on reset voltage <sup>[1]</sup> |   | -      | 1.16 | 1.41    | V    |
| Input SCL,       | input/output SDA                      |   |        |      |         |      |
| V <sub>IL</sub>  | Low level input voltage               |   | -0.5   | -    | +0.3VCC | V    |
| V <sub>IH</sub>  | High level input voltage              |   | 0.7VCC | -    | 5.5     | V    |
| I <sub>OL</sub>  | Low level output current              | V <sub>OL</sub> =0.4V; VCC=2.3V   | 3      | 6    | -       | mA   |
| $I_L$            | Leakage current                       | V <sub>I</sub> =VCC or GND  | -1     | -    | 1       | μΑ   |
| C <sub>i</sub>   | Input capacitance                     | V <sub>I</sub> =GND   | -      | 6    | 10      | pF   |





| Symbol            | Parameter                       | Conditions                                      | Min. | Тур. | Max.  | Unit |
|-------------------|---------------------------------|---|------|------|-------|------|
| I/Os              |                                 | ·   |      |      |       |      |
| VIL               | Low level input voltage         |   | -0.5 | -    | +0.81 | V    |
| Vih               | High level input voltage        |   | +1.8 | -    | 5.5   | V    |
|                   |                                 | VCC =2.3V; $V_{OL} = 0.5V^{[2]}$                | 8    | 10   | -     | mA   |
|                   |                                 | $VCC = 2.3V; V_{OL} = 0.7V^{[2]}$               | 10   | 13   | -     | mA   |
| т                 | I are lavel output aumont       | $VCC = 3.0V; V_{OL} = 0.5V^{[2]}$               | 8    | 14   |       | mA   |
| I <sub>OL</sub>   | Low level output current        | VCC =3.0V; V <sub>OL</sub> =0.7V <sup>[2]</sup> | 10   | 19   |       | mA   |
|                   |                                 | VCC =4.5V; V <sub>OL</sub> =0.5V <sup>[2]</sup> | 8    | 17   |       | mA   |
|                   |                                 | VCC =4.5V; V <sub>OL</sub> =0.7V <sup>2</sup>   | 10   | 24   |       | mA   |
|                   |                                 | I <sub>OH</sub> =-8mA; VCC=2.3V <sup>[3]</sup>  | 1.8  | -    | -     | V    |
|                   | High level output current       | I <sub>OH</sub> =-10mA; VCC=2.3V <sup>[3]</sup> | 1.7  | -    | -     | V    |
| <b>N</b> 7        |                                 | I <sub>OH</sub> =-8mA; VCC=3.0V <sup>[3]</sup>  | 2.6  | -    | -     | V    |
| $V_{OH}$          |                                 | I <sub>OH</sub> =-10mA; VCC=3.0V <sup>[3]</sup> | 2.5  | -    | -     | V    |
|                   |                                 | I <sub>OH</sub> =-8mA; VCC=4.5V <sup>[3]</sup>  | 4.1  | -    | -     | V    |
|                   |                                 | I <sub>OH</sub> =-10mA; VCC=4.5V <sup>[3]</sup> | 4.0  | -    | -     | V    |
| $I_{LI}$          | Low level input leakage current | VCC=3.6V; V <sub>I</sub> =VCC                   | -1   | -    | 1     | uA   |
| $I_L$             | Leakage current                 | VCC=5.5V; V <sub>I</sub> =GND                   |      |      | -100  | uA   |
| $C_{i}$           | Input capacitance               |   | -    | 3.7  | 10    | pF   |
| Co                | Output capacitance              |   | -    | 3.7  | 10    | pF   |
| nterrupt 1        | NT                              |   |      |      |       |      |
| I <sub>OL</sub>   | Low level output current        | V <sub>OL</sub> =0.4V                           | 3    | -    | -     | mA   |
| elect inpu        | ts A0,A1,A2                     |   |      |      |       |      |
| V <sub>IL</sub>   | Low level input voltage         |   | -0.5 | -    | +0.81 | V    |
| $V_{\mathrm{IH}}$ | High level input voltage        |   | +1.8 | -    | 5.5   | V    |
| $I_L$             | Input leakage current           |   | -1   | -    | 1     | μΑ   |

Note:

[1]: VCC must be lowered to 0.2 V for at least 20us in order to reset part.

[2]: Each I/O must be limited to a maximum current of 25mA and the device must be limited to a maximum current of 100mA.

[3]: The total current sourced by all I/Os must be limited to 85mA.





# **Dynamic Characteristics**

Table 3: Dynamic characteristics

| Symbol                             | Parameter  | Test Conditions |     | dard<br>e I <sup>2</sup> C | Fast mod | e I <sup>2</sup> C | Unit |
|------------------------------------|--|-----------------|-----|----------------------------|----------|--------------------|------|
| Symbol                             | rarameter  | Test Conditions | Min | Max                        | Min      | Max                |      |
| $\mathbf{f}_{\mathrm{SCL}}$        | SCL clock frequency  |                 | 0   | 100                        | 0        | 400                | kHz  |
| t <sub>BUF</sub>                   | bus free time between a STOP and START condition                     |                 | 4.7 | -                          | 1.3      | -                  | μs   |
| t <sub>HD;STA</sub>                | hold time (repeated) START condition                                 |                 | 4.0 | -                          | 0.6      | -                  | μs   |
| t <sub>SU;STA</sub>                | set-up time for a repeated START condition                           |                 | 4.7 | -                          | 0.6      | -                  | μs   |
| t <sub>SU;STO</sub>                | set-up time for STOP condition                                       |                 | 4.0 | -                          | 0.6      | -                  | μs   |
| t <sub>VD;ACK</sub> <sup>[1]</sup> | data valid acknowledge time  |                 | -   | 3.45                       | -        | 0.9                | μs   |
| t <sub>HD;DAT</sub> <sup>[2]</sup> | data hold time   |                 | 0   | -                          | 0        | -                  | ns   |
| t <sub>VD;DAT</sub>                | data valid time  |                 | -   | 3.45                       | -        | 0.9                | μs   |
| t <sub>SU;DAT</sub>                | data set-up time   |                 | 250 | -                          | 100      | -                  | ns   |
| t <sub>LOW</sub>                   | LOW period of the SCL clock  |                 | 4.7 | -                          | 1.3      | -                  | μs   |
| t <sub>HIGH</sub>                  | HIGH period of the SCL clock   |                 | 4.0 | -                          | 0.6      | -                  | μs   |
| t <sub>f</sub>                     | fall time of both SDA and SCL signals                                |                 | -   | 300                        | -        | 300                | ns   |
| t <sub>r</sub>                     | rise time of both SDA and SCL signals                                |                 | -   | 1000                       | -        | 300                | ns   |
| t <sub>SP</sub>                    | pulse width of spikes that must be<br>suppressed by the input filter |                 | -   | 50                         | -        | 50                 | ns   |
| Port timing                        | ļ  |                 |     |                            |          |                    |      |
| t <sub>v(Q)</sub>                  | Data output valid time <sup>[3]</sup>                                |                 | -   | 200                        | -        | 200                | ns   |
| t <sub>su(D)</sub>                 | Data input set-up time   |                 | 100 | -                          | 100      | -                  | ns   |
| $t_{h(D)}$                         | Data input hold time   |                 | 1   | -                          | 1        | -                  | us   |
| Interrupt t                        | iming  |                 |     |                            |          |                    |      |
| t <sub>v(INT)</sub>                | Valid time on pin INT  |                 | -   | 4                          | -        | 4                  | us   |
| $t_{rec(INT)}$                     | Reset time on pin INT  |                 | -   | 4                          | -        | 4                  | us   |

Note:

[1]:  $t_{VD;ACK}$  = time for acknowledgement signal from SCL LOW to SDA (out) LOW.

[2]:  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

[3]:  $t_{v(Q)}$  measured from 0.7VCC on SCL to 50% I/O output.









Figure 3: timing parameters for INT signal

# PI4IOE5V9554/PI4IOE5V9554A Block Diagram







# **Details Description**

### a. Device address

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PI4IOE5V9554/54A is shown below. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.

Table 4: Device address Byte

|               | b7(MSB) | b6 | b5 | b4 | b3 | b2 | b1 | b0  |
|---------------|---------|----|----|----|----|----|----|-----|
| PI4IOE5V9554  | 0       | 1  | 0  | 0  | A2 | A1 | A0 | R/W |
| PI4IOE5V9554A | 0       | 1  | 1  | 1  | A2 | A1 | A0 | R/W |

Note: Read "1", Write "0"

### b. Register description

### i. Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

| Т | able 5: Command b | yte             |                             |
|---|-------------------|-----------------|-----------------------------|
|   | Command           | Protocol        | Function                    |
|   | 0                 | Read byte       | Input port register         |
|   | 1                 | Read/write byte | Output port register        |
|   | 2                 | Read/write byte | Polarity Inversion register |
|   | 3                 | Read/write byte | Configuration register      |

### ii. Register 0: Input port register

This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

The default 'X' is determined by the externally applied logic level, normally '1' when no external signal externally applied because of the internal pull-up resistors.

Table 6: Input port register

| Bit    | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|--------|----|----|----|----|----|----|----|----|
| Symbol | Ι7 | I6 | I5 | I4 | I3 | I2 | I1 | IO |

#### iii. Register 1: Output port register

This register reflects the outgoing logic levels of the pins defined as outputs by Register 3.Bit values in this register have no effect on pins defined as inputs. Reads from this register return the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

Table 7: Output port register

| ſ | Bit     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---|---------|----|----|----|----|----|----|----|----|
|   | Symbol  | 07 | 06 | 05 | O4 | 03 | 02 | 01 | O0 |
| Ī | Default | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |





### iv. Register 2: Polarity inversion register

This register allows the user to invert the polarity of the Input Port register data. If a bit in this register is set (written with '1'), the corresponding Input Port data is inverted. If a bit in this register is cleared (written with a '0'), the Input Port data polarity is retained.

Table 8: Polarity inversion register

| Bit     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---------|----|----|----|----|----|----|----|----|
| Symbol  | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 |
| Default | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

#### v. Register 3: Configuration register

This register configures the directions of the I/O pins. If a bit in this register is set, the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared, the corresponding port pin is enabled as an output. At reset, theI/Os are configured as inputs with a weak pull-up to VCC.

Table 9: Configuration register

| Bit     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|---------|----|----|----|----|----|----|----|----|
| Symbol  | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
| Default | 1  | 1  | 1  | 1  | 1  | 1  | 1  | 1  |





### c. Power-on reset

When power is applied to VCC, an internal Power-On Reset (POR) holds thePI4IOE5V9554/PI4IOE5V9554A in a reset condition until VCC has reached VPOR. At that point, the reset condition is released and thePI4IOE5V9554/PI4IOE5V9554A registers and state machine will initialize to their default states. Thereafter, VCC must be lowered below 0.2 V to reset the device. For a power reset cycle, VCC must be lowered below 0.2 V and then restored to the operating voltage.

### d. Interrupt output


The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the Input Port register is read.

Note that changing an I/O from and output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

### e. I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pull-up (100 k $\Omega$  typ.) to VCC. The input voltage may be raised above VCC to a maximum of 5.5V.

If the I/O is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance paths that exist between the pin and either VCC or GND.









## f. Bus Transaction

Data is transmitted to the PI4IOE5V9554/PI4IOE5V9554A registers using the Write mode as shown in Figure 6 and Figure 7. These devices do not implement an auto-increment function, so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent.











Data is read from the PI4IOE5V9554/PI4IOE5V9554A registers using the Read mode as shown in Figure 8 and Figure 9.







# **Application Design-In Information**







# Part Marking PI4IOE5V9554

L Package



Z: Die Rev Y: Year W: Workweek 1st X: Assembly Site Code 2nd X: Fab Site Code

#### ZY Package



Z: Die Rev Y: Year W: Workweek 1st X: Assembly Site Code 2nd X: Wafer Fab Site Code

### PI4IOE5V9554A

L Package



Z: Die Rev Y: Year W: Workweek 1st X: Assembly Site Code 2nd X: Fab Site Code

### ZY Package



Z: Die Rev Y: Year W: Workweek 1st X: Assembly Site Code 2nd X: Wafer Fab Site Code W Package



Z: Die Rev Y: Year W: Workweek K: Assembly Site Code G: Wafer Fab Site Code ZH Package



\*: Die Rev Y: Date Code (Year) W: Date Code (Workweek) 1st X: Assembly Site Code 2nd X: Wafer Fab Site Code

W Package



Z: Die Rev YY: Year WW: Workweek K: Assembly Site Code G: Wafer Fab Site Code ZH Package




Z: Die Rev Y: Year W: Workweek 1st X: Assembly Site Code 2nd X: Wafer Fab Site Code





# **Packaging Mechanical**


### SOIC-16(W)








#### TSSOP-16(L)








### TQFN 3x3-16(ZH)







### TQFN 4x4-16(ZY)



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

# **Ordering Information**

| Part Numbers                        | Package Code | Package                     |
|-------------------------------------|--------------|-----------------------------|
| PI4IOE5V9554WEX, PI4IOE5V9554AWEX   | W            | 16-Pin,150 mil Wide SOIC    |
| PI4IOE5V9554LEX, PI4IOE5V9554ALEX   | L            | 16-pin TSSOP16(173mil wide) |
| PI4IOE5V9554ZHEX, PI4IOE5V9554AZHEX | ZH           | 16-pin TQFN3.0x3.0          |
| PI4IOE5V9554ZYEX, PI4IOE5V9554AZYEX | ZY           | 16-pin TQFN4.0x4.0          |

Notes:

• EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.

• See http://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.

• Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/

• E = Pb-free and Green

• X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or

2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the

failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com