

ITS42008-SB-D

Smart Octal High-Side NMOS-Power Switch

Data Sheet

Rev 1.0, 2012-09-01

Standard Power



### **Smart Octal High-Side NMOS-Power Switch**


ITS42008-SB-D



### 1 Overview

#### **Features**

- Programmable Input thresholds: CMOS or  $V_{\rm S}$  / 2
- Switching all types of resistive, inductive and capacitive loads
- Fast demagnetization of inductive loads
- Very low standby current
- Optimized Electromagnetic Compatibility (EMC)
- · Constant current source diagnostic output for overtemperature
- Overload protection
- · Undervoltage shutdown with hysteresis
- Current limitation
- Short circuit protection
- Thermal shutdown with restart
- Overvoltage protection (including load dump)
- Reverse battery protection with external resistor
- Loss of GND and loss of Vbb protection
- Electrostatic Discharge Protection (ESD)
- Green Product (RoHS compliant)





The ITS42008-SB-D is a protected  $200m\Omega$  Smart Octal High-Side NMOS-Power Switch in a PG-DSO-36 power package with charge pump, CMOS or supply-rationmetric compatible input and constant current diagnostic feedback indicating overtemperature of the device.

#### **Product Summary**

Overvoltage protection  $V_{\rm SAZmin}$ = 47V Operating voltage range: 11V <  $V_{\rm S}$ < 45V On-state resistance  $R_{\rm DSON}$  = typ 150m $\Omega$ 

Operating Temperature range: Tj = -25°C to 125°C

#### **Application**

- All types of resistive, inductive and capacitive loads.
- Driver for electromagnetic relays
- · Power switch for 12V, 24V and 42V DC applications with CMOS compatible or high voltage control interface
- Micro controller or opto coupler compatible power switch with diagnosis feedback for overtemperature
- Power managment for high-side-switching with low current consumption in OFF-mode

Туре	Package	Marking
ITS42008-SB-D	PG-DSO-36	I2008D



PG-DSO-36



**Block Diagram and Terms** 

# 2 Block Diagram and Terms




Figure 1 Block diagram



### **Block Diagram and Terms**




Figure 2 Terms - parameter definition



**Pin Configuration** 

# 3 Pin Configuration

## 3.1 Pin Assignment




Figure 3 Pin configuration top view, PG-DSO-36

## 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1, 2, 4, 5	NC	not connected
3	LS	Input level progamming pin; Level: CMOS if LS=L; VS/2 if LS=H
6	IN1	Input channel 1, controles the power switch; the powerswitch is ON when IN1=H
7	IN2	Input channel 2, controles the power switch; the powerswitch is ON when IN2=H
8	IN3	Input channel 3, controles the power switch; the powerswitch is ON when IN3=H
9	IN4	Input channel 4, controles the power switch; the powerswitch is ON when IN4=H
10	IN5	Input channel 5, controles the power switch; the powerswitch is ON when IN5=H
11	IN6	Input channel 6, controles the power switch; the powerswitch is ON when IN6=H
12	IN7	Input channel 7, controles the power switch; the powerswitch is ON when IN7=H
13	IN8	Input channel 8, controles the power switch; the powerswitch is ON when IN8=H
14, 15, 16, 17, 18	NC	not connected
19	GND	Logic ground
20	ST	Status output (common diagnostic output); current source on in case of overtemperature; integrated pull down resistor to GND
21 and 22	OUT8	Output to the load of channel 8 (source of the DMOS power switch)
23 and 24	OUT7	Output to the load of channel 7 (source of the DMOS power switch)
25 and 26	OUT6	Output to the load of channel 6 (source of the DMOS power switch)
27 and 28	OUT5	Output to the load of channel 5 (source of the DMOS power switch)



# **Pin Configuration**

Pin	Symbol	Function
29 and 30	OUT4	Output to the load of channel 4 (source of the DMOS power switch)
31 and 32	OUT3	Output to the load of channel 3 (source of the DMOS power switch)
33 and 34	OUT2	Output to the load of channel 2 (source of the DMOS power switch)
35 and 36	OUT1	Output to the load of channel 1 (source of the DMOS power switch)
TAB	VS	Supply voltage (design the wiring for the maximum short circuit current and also for low thermal resistance)



**General Product Characteristics** 

# 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

Table 1 Absolute maximum ratings  $^{1)}$  at  $T_{\rm j}$  = 25°C unless otherwise specified. Currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms"

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Conditi on	
Supply voltage VS							
Voltage	$V_{S}$			45	V		4.1.1
Voltage for short circuit protection	$V_{SSC}$			$V_{S}$	V		4.1.2
Output stage OUTx	1						
Output Current; (Short circuit current see electrical characteristics)	$I_{OUTx}$	- 2			А	self limited	4.1.3
Reverse current through GND		1					
Current	$I_{RGND}$			1.6	Α	self limited	4.1.4
Input INx (channel 1 to 8)		•			•	•	
Voltage	$V_{INx}$	- 10		$V_{S}$	٧		4.1.5
Current	$I_{IN}$	- 5		5	mA		4.1.6
Input level progamming LS							
Voltage	$V_{LS}$	- 1		$V_{S}$	V		4.1.7
Status ST							
Voltage	$I_{LS}$	- 0.3			V	self limited	4.1.8
Current	$I_{LS}$			1	mA	self limited	4.1.9
Temperatures		1					
Junction Temperature	$T_{\rm j}$	-40		125	°C		4.1.10
Storage Temperature	$T_{stg}$	-55		125	°C		4.1.11
Power dissipation							
Ta = 25 °C <sup>2)</sup>	$P_{\text{tot}}$			3.3	W		4.1.12
Inductive load switch-off energy dissipa	ation	1		- 1		1	
Tj = 125 °C; IL= 625mA <sup>1)</sup> ; all channels active	$E_{AS}$			1	J	single pulse	4.1.13
Tj = 125 °C; IL= 625mA <sup>1)</sup> ; one channel active	$E_{AS}$			10	J	single pulse	4.1.14
ESD Susceptibility		1	- I	1	1	1	-1
ESD susceptibility (pins INx; LS and ST)	$V_{ESD}$	-1		1	kV	HBM <sup>3)</sup>	4.1.15
ESD susceptibility (all other pins)	$V_{ESD}$	-5		5	kV	HBM <sup>3)</sup>	4.1.16

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> Device on 50mm\*50mm\*1.5mm epoxy PCB FR4 with 6 cm2 (one layer, 70mm thick) copper area for Vbb connection. PCB is vertical without blown air

<sup>3)</sup> ESD susceptibility HBM according to EIA/JESD 22-A 114.



#### **General Product Characteristics**

Note: Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" the normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

## 4.2 Functional Range

Table 2 Functional Range

Parameter	Symbol	Values		Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition	
Nominal Operating Voltage	$V_{S}$	11		45	V	$V_{\rm S}$ increasing	4.2.1

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 Thermal Resistance<sup>1)</sup>

Parameter	Symbol		Values	5	Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Thermal Resistance - Junction to tab	$R_{thj-tab}$		2.8		K/W		4.3.1
Thermal Resistance - Junction to Ambient - 1s0p, minimal footprint	$R_{\mathrm{thJA\_1s0p}}$		44.1		K/W	2)	4.3.2
Thermal Resistance - Junction to Ambient - 1s0p, 300mm <sup>2</sup>	R <sub>thJA_1s0p_300mm</sub>		26.5		K/W	3)	4.3.3
Thermal Resistance - Junction to Ambient - 1s0p, 600mm <sup>2</sup>	R <sub>thJA_1s0p_600mm</sub>		23.8		K/W	4)	4.3.4
Thermal Resistance - Junction to Ambient - 2s2p	$R_{thJA\_2s2p}$		19.9		K/W	5)	4.3.5
Thermal Resistance - Junction to Ambient with thermal vias - 2s2p	R <sub>thJA_2s2ptv</sub>		18.8		K/W	6)	4.3.6

<sup>1)</sup> Not subject to production test, specified by design

- 4) Specified  $R_{thJA}$  value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, 600mm<sup>2</sup>; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 $\mu$ m Cu.
- 5) Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 $\mu$ m Cu, 2 x 35 $\mu$ m Cu).

Data Sheet 8 Rev 1.0, 2012-09-01

<sup>2)</sup> Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, footprint; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 $\mu$ m Cu.

<sup>3)</sup> Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, Cu, 300mm<sup>2</sup>; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70 $\mu$ m Cu.



#### **General Product Characteristics**

6) Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board with two thermal vias; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu. The diameter of the two vias are equal 0.3mm and have a plating of 25um with a copper heatsink area of 3mm x 2mm). JEDEC51-7: The two plated-through hole vias should have a solder land of no less than 1.25 mm diameter with a drill hole of no less than 0.85 mm diameter.

Data Sheet 9 Rev 1.0, 2012-09-01



**Electrical Characteristics** 

# 5 Electrical Characteristics

Table 4  $V_{\rm S}$  = 15V to 30V; Tj = -25°C to 125°C;  $V_{\rm LS}$ = 0V; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms". Typical values at  $V_{\rm S}$  = 13.5V,  $T_{\rm i}$  = 25°C; index "x" means "number of channel 1 to 8".

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Powerstages		II.			<u> </u>		
NMOS ON Resistance	$R_{DSONx}$		150	200	mΩ	$\begin{split} I_{\rm OUTx} &= 0.5 {\rm A}; \\ T_{\rm j} &= 25^{\circ} {\rm C}; \\ V_{\rm LS} &= V_{\rm INx} = V_{\rm S} = 15 {\rm V} \end{split}$	5.0.1
NMOS ON Resistance	$R_{DSONx}$		270	320	mΩ	$\begin{split} I_{\text{OUTx}} &= 0.5\text{A}; \\ T_{\text{j}} &= 125^{\circ}\text{C}; \\ V_{\text{LS}} &= V_{\text{INx}} = V_{\text{S}} = 15\text{V} \end{split}$	5.0.2
Timings of Power Stages <sup>1)</sup>		1	.,	'			
Turn ON Time(to 90% of $V_{\rm outx}$ ); L to H transition of $V_{\rm INx}$	t <sub>ONx</sub>		50	100	μs	$V_{\rm S}$ =15V; $R_{\rm Lx}$ = 47 $\Omega$	5.0.3
Turn OFF Time (to 10% of $V_{\rm outx}$ ); H to L transition of $V_{\rm INx}$	$t_{OFFx}$		75	150	μs	$V_{\rm S}$ =15V; $R_{\rm Lx}$ = 47 $\Omega$	5.0.4
ON-Slew Rate (10 to 30% of $V_{\rm outx}$ ); L to H transition of $V_{\rm INx}$	SR <sub>ONx</sub>		1.0	2.0	V/µs	$V_{\rm S}$ =15V; $R_{\rm Lx}$ = 47 $\Omega$	5.0.5
OFF-Slew Rate (70 to 40% of $V_{\rm outx}$ ); H to L transition of $V_{\rm INx}$	SR <sub>OFFx</sub>		1.0	2.0	V/µs	$V_{\rm S}$ =15V; $R_{\rm Lx}$ = 47 $\Omega$	5.0.6
Under voltage lockout (charge p	ump start	-stop-re	estart)				
Supply undervoltage; charge pump stop voltage	$V_{SUV}$	7.0		10.5	V	$V_{\rm S}$ decreasing	5.0.7
Supply startup voltage; Charge pump restart voltage	$V_{SSU}$			11.0	V	$V_{\rm S}$ increasing	5.0.8
Supply undervoltage hysteresis	$V_{SUHY}$		0.5		V	$V_{\mathrm{SUHY}} = V_{\mathrm{SSU}} - V_{\mathrm{SUV}}$	5.0.9
Current consumption	•		•	•			•
Operating current	$I_{GND}$		5	12	mA	$V_{INx}$ = $V_{LS}$ = $V_{S}$ =30V	5.0.10
Standby current	$I_{SSTB}$		50	150	μΑ	$\begin{split} V_{\mathrm{INx}} &= 6.5\mathrm{V}; \\ V_{\mathrm{LS}} &= V_{\mathrm{S}} = 15\mathrm{V}; \\ V_{\mathrm{OUTx}} &= 0\mathrm{V} \end{split}$	5.0.11
Output leakage current	$I_{OUTLKx}$		5	10	μΑ	$\begin{aligned} &V_{\mathrm{INx}} \!\!= 6.5\mathrm{V}; \\ &V_{\mathrm{LS}} \!\!= \! V_{\mathrm{S}} \!\!= \! 15\mathrm{V} \\ &V_{\mathrm{OUTx}} \!\!= 0\mathrm{V} \end{aligned}$	5.0.12
Protection functions <sup>2)</sup>			<del></del>	. ———			
Initial peak short circuit current limit	$I_{LSCPx}$			1.9	A	$T_{\rm j}$ = -25°C $V_{\rm LS}$ = $V_{\rm S}$ = $V_{\rm INx}$ = 30V; $t_{\rm mx}$ = 700 $\mu$ s	5.0.13



**Electrical Characteristics** 

Table 4  $V_{\rm S}$  = 15V to 30V; Tj = -25°C to 125°C;  $V_{\rm LS}$ = 0V; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms". Typical values at  $V_{\rm S}$  = 13.5V,  $T_{\rm i}$  = 25°C; index "x" means "number of channel 1 to 8".

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.	-	Test Condition	
Initial peak short circuit current limit	$I_{LSCPx}$		1.4		A	$T_{\rm j}$ = -25°C $V_{\rm LS}$ = $V_{\rm S}$ = $V_{\rm INx}$ = 30V; $t_{\rm mx}$ = 700 $\mu$ s	5.0.14
Initial peak short circuit current limit	$I_{LSCPx}$	0.7			A	$T_{\rm j}$ = -25°C $V_{\rm LS}$ = $V_{\rm S}$ = $V_{\rm INx}$ = 30V; $t_{\rm mx}$ = 700 $\mu$ s	5.0.15
Repetitive short circuit current limit $T_j = T_{jTrip}$ ; see timing diagrams	$I_{LSCRx}$		1.1		А	$V_{\rm INx} = 5.0V;$	5.0.16
Output clamp at $V_{\rm OUTx}$ = $V_{\rm S}$ - $V_{\rm DSCLx}$ (inductive load switch off)	$V_{DSCLx}$	47	53	60	٧	$I_{\rm OUTx}$ = 4mA; $V_{\rm LS}$ =30V	5.0.17
Overvoltage protection	$V_{SAZ}$	47			V	$I_{\rm S}$ = 4mA $V_{\rm LS}$ =30V	5.0.18
Thermal overload trip temperature	$T_{jTrip}$	135			°C		5.0.19
Thermal hysteresis	$T_{HYS}$		10		K		5.0.20
Reverse Battery <sup>3)</sup>	ı	II.					1
Continuous reverse battery voltage	$V_{SREV}$			45	V		5.0.21
Forward voltage of the drain- source reverse diode	$V_{FDSx}$			1.2	٧	$I_{\rm FDS}$ = 1.25A; $V_{\rm IN}$ = 0V	5.0.22
Input interface; pin INx				*		<u>'</u>	
Input turn-ON threshold voltage	$V_{INONx}$	2.2			V	LS = L; CMOS mode	5.0.23
Input turn-OFF threshold voltage	$V_{INOFFx}$			0.8	V	LS = L; CMOS mode	5.0.24
Input turn-ON threshold voltage	$V_{INONx}$	V <sub>ST</sub> / 2 + 1			V	LS = H or open; ratiometric mode	5.0.25
Input turn-OFF threshold voltage	$V_{INOFFx}$			V <sub>ST</sub> /2-1	V	LS = H or open; ratiometric mode	5.0.26
Input threshold hysteresis	$V_{INHYSx}$		0.3		V		5.0.27
Off state input current	$I_{INOFFx}$	8			μA		5.0.28
On state input current	$I_{INONx}$			70	μА	LS = L; CMOS mode $V_{\text{INx}}$ = 2.2V	5.0.29
Off state input current	$I_{INOFFx}$	80			μA	LS = H or open; ratiometric mode $V_{\rm INx}$ = $V_{\rm ST}$ / 2 - 1	5.0.30
On state input current	$I_{INONx}$			260	μΑ	LS = H or open; ratiometric mode $V_{\rm INx}$ = $V_{\rm ST}$ / 2 + 1	5.0.31
Input switch ON delay time	$t_{\sf dON}$	150	340		μs		5.0.32

Data Sheet 11 Rev 1.0, 2012-09-01



**Electrical Characteristics** 

Table 4  $V_{\rm S}$  = 15V to 30V; Tj = -25°C to 125°C;  $V_{\rm LS}$ = 0V; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter "Block Diagram and Terms". Typical values at  $V_{\rm S}$  = 13.5V,  $T_{\rm i}$  = 25°C; index "x" means "number of channel 1 to 8".

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Input resistance	$R_{INx}$	2	3	5	kΩ		5.0.33
Input interface; pin LS	'				<u> </u>		<u>'</u>
Pull down resistance	$R_{LS}$	300	800		kΩ	$V_{\rm LS}$ = $V_{\rm S}$ =15V	5.0.34
Status output (current sour	rce); pin ST				<u> </u>		<b>-</b>
Status output current	$I_{ST}$	2	3	4	mA	$V_{\rm ST}$ = 5V $V_{\rm LS}$ = $V_{\rm S}$ = 30V	5.0.35
Status leakage current	$I_{STLK}$	- 2			μА	$V_{\rm ST}$ = 0V; $T_{\rm j}$ < 135°C; $V_{\rm LS}$ = $V_{\rm S}$ = 30V	5.0.36

<sup>1)</sup> Timing values only with high slewrate input signal; otherwise slower.

Data Sheet 12 Rev 1.0, 2012-09-01

<sup>2)</sup> Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.


<sup>3)</sup> Requires a 150W resistor in GND connection. The reverse load current trough the intrinsic drain-source diode of the power-M




# **6** Typical Performance Graphs

#### **Typical Characterisitics**


# Transient Thermal Impedance $Z_{thJA}$ versus Pulse Time $t_p$ @ 6cm² heatsink area




On-Resistance  $R_{\rm DSONx}$  versus Junction Temperature  $T_{\rm i}$ 



# Transient Thermal Impedance $Z_{thJA}$ versus Pulse Time $t_p$ @ min footprint




On-Resistance  $R_{\rm DSONx}$  versus Supply Voltage  $V_{\rm S}$ 






### **Typical Characterisitics**


# Switch ON Time $t_{\rm ONx}$ versus Junction Temperature $T_{\rm i}$




ON Slewrate  $SR_{\text{ONx}}$  versus Junction Temperature  $T_{\text{i}}$ 



# Switch OFF Time $t_{\text{OFFx}}$ versus Junction Temperature $T_{\text{i}}$




OFF Slewrate  $SR_{\text{OFFx}}$  versus Junction Temperature  $T_{\text{i}}$ 






#### **Typical Characterisitics**


## Standby Current $I_{\mathrm{SSTB}}$ versus Junction Temperature $T_{\rm i}$




## Output Leakage current $I_{\mathrm{OUTLKx}}$ versus Junction Temperature $T_{\rm i}$




Initial Peak Short Circuit Current Limt  $I_{\mathsf{LSCPx}}$  versus Initial Short Circuit Shutdown time  $t_{\mathsf{dON}}$  versus






Junction Temperature  $T_{\rm i}$ 






#### **Typical Characterisitics**


# Input Current Consumption $I_{\rm INx}$ versus Junction Temperature $T_{\rm j}$




Input Current Consumption  $I_{\rm INx}$  versus Junction Temperature  $T_{\rm i}$ 



Input Current Consumption  $I_{\rm INx}$  versus Input voltage  $V_{\rm IN}$ 




Input Current Consumption  $I_{\mathrm{INx}}$  versus Input voltage  $V_{\mathrm{IN}}$ 






### **Typical Characterisitics**


# Input Threshold voltage $V_{\rm INH,Lx}$ versus Junction Temperature $T_{\rm i}$




Input Threshold voltage  $V_{\rm INH,Lx}$  versus Junction Temperature  $T_{\rm i}$ 



Input Threshold voltage  $V_{\rm INH,Lx}$  versusSupply Voltage  $V_{\rm S}$ 




Input Threshold voltage  $V_{\rm INH,Lx}$  versusSupply Voltage  $V_{\rm S}$ 






## **Typical Characterisitics**


# Max. allowable Load Inductance L versus Load current $I_{\rm Lx}$




Status Output Current  $I_{\rm ST}$  versus Supply Voltage  $V_{\rm S}$ 



# Max. allowable Inductive single pulse Switch-off Energy $E_{\rm AS}$ versus Load current $I_{\rm Lx}$



Internal pull down Resistor  $R_{\rm LS}$  at pin LS versus Supply Voltage  $V_{\rm S}$ 





## 7 Application Information

## 7.1 Application Diagram

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty for a certain functionality, condition or quality of the device.




Figure 4 Application Diagram

The ITS42008-SB-D can be connected directly to the battery of a supply network. It is recommended to place a ceramic capacitor (e.g.  $C_S = 220$ nF) between supply and GND of the ECU to avoid line disturbances. Wire harness inductors/resistors are sketched in the application circuit above.

The complex load (resistive, capacitive or inductive) must be connected to the output pin OUT.

A built-in current limit protects the device against destruction.

The ITS42008-SB-D can be switched on and off with ground related standard logic signal at pin INx if the level programming pin LS is set to L.

If LS is connected to the supply voltage  $V_{\rm S}$  the input threshold is set to ~ 50% of  $V_{\rm S}$ .

To achieve a higher robustness it is recommended to connect the LS pin to GND or Supply voltage.

If the pin LS is left open the thresholds are automatically set to CMOS level caused by an internal high ohmic pull down resistor to GND.

In standby mode (all inputs INx=L) the ITS42008-SB-D is deactivated with very low current consumption.

The output voltage slope is controlled during on and off transistion to minimize emissions. Only a small ceramic capacitor COUT=1nF is recommended to attenuate RF noise.



In the following chapters the main features, some typical waverforms and the protection behaviour of the ITS42008-SB-D is shown. For further details please refer to application notes on the Infineon homepage.

## 7.2 Diagnosis Description

For diagnostic purpose the device provides a digital output pin ST in order to indicate fault conditions.

The status output (ST) of the ITS42008-SB-D is a high voltage current source.

In "normal" operation mode (no overtemperature) the current source is switched OFF. An internal pull down resistor pulls pin ST down to GND. In case of overtemperature the current source is activated. To limit the voltage at pin ST an external zenerdiode to GND must be added.


The following truth table defines the status output.

Table 5 Truth Table of diagnosis feature

Device Operation	INx	OUTx	current source at ST	Comment
Normal Operation	L	L	OFF	
Normal Operation	Н	Н	OFF	
Short circuit to GND	L	L	OFF	
Short circuit to GND	Н	L	OFF	
Undervoltage at V <sub>S</sub>	L	L	OFF	
Undervoltage at V <sub>S</sub>	Н	L	OFF	
Overtemperature	L	L	OFF	
Overtemperature	Н	L	ON	toggeling with restart

## 7.3 Special Feature Description

#### Supply over voltage:



If over-voltage is applied to the V<sub>S</sub>-Pin:


Voltage is limited to V<sub>ZDSAZ</sub>; current can be calculated:

 $I_{ZDSAZ} = (V_S - V_{ZDSAZ}) / R_{GND}$ 

A typical value for RGND is  $150\Omega$ .

In case of ESD pulse on the input pin there is in both polarities a peak current  $I_{INpeak} \sim V_{ESD}$  /  $R_{IN}$ 

#### Supply reverse voltage:



If reverse voltage is applied to the device:

1.) Current via load resistance RL:

$$I_{Rev1} = (V_{Rev} - V_{FDS}) / R_L$$

2.) Current via Input pin IN and dignostic pin ST:


$$I_{Rev2} = I_{ST} + I_{IN}$$

To protect the control device the current must be limited with the extrernal series resistors.

Both currents will sum up to:

$$I_{Rev} = I_{Rev1} + I_{Rev2}$$

#### **Drain-Source power stage clamper V**<sub>DSCL</sub>:




When an inductive load is switched off a current path must be established until the current is sloped down to zero (all energy removed from the inductive load). For that purpose the series combination  $Z_{\mbox{\footnotesize DSCL}}$  is connected between Gate and Drain of the power DMOS acting as an active clamp .

When the device is switched off, the voltage at OUT turns negative until V DSCL is reached.

The voltage on the inductive load is the difference between  $V_{\text{DSCL}}$  and  $V_{\text{S}}.$ 

#### **Energy calculation:**



Energy stored in the load inductance is given by :  $E_L = I_L^{2*} L/2$ 

While demagnetizing the load inductance the energy dissipated by the Power-DMOS is:

$$E_{AS} = E_S + E_L - E_R$$

With an approximate solution for  $R_L = 0\Omega$ :

$$E_{AS} = \frac{1}{2} * L * L^2 * \{ (1 - V_S / (V_S - V_{DSCL})) \}$$

Figure 5 Special feature description

# 7.4 Typical Application Waveforms




Figure 6 Typical application waveforms of the ITS42008-SB-D

#### 7.5 Protection Behavior




Figure 7 Protective behaviour of the ITS42008-SB-D



Package outlines and footprint

# 8 Package outlines and footprint




Figure 8 PG-DSO-36 (Plastic Dual Small Outline Package, RoHS-Compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020



**Revision History** 

## 9 Revision History

Revision	Date	Changes
V 1.0	12-09-01	Datasheet release

#### **Trademarks of Infineon Technologies AG**

AURIX<sup>™</sup>, C166<sup>™</sup>, CanPAK<sup>™</sup>, CIPOS<sup>™</sup>, CIPURSE<sup>™</sup>, EconoPACK<sup>™</sup>, CoolMOS<sup>™</sup>, CoolSET<sup>™</sup>, CORECONTROL<sup>™</sup>, CROSSAVE<sup>™</sup>, DAVE<sup>™</sup>, DI-POL<sup>™</sup>, EasyPIM<sup>™</sup>, EconoBRIDGE<sup>™</sup>, EconoDUAL<sup>™</sup>, EconoPIM<sup>™</sup>, EconoPACK<sup>™</sup>, EiceDRIVER<sup>™</sup>, eupec<sup>™</sup>, FCOS<sup>™</sup>, HITFET<sup>™</sup>, HybridPACK<sup>™</sup>, I²RF<sup>™</sup>, ISOFACE<sup>™</sup>, IsoPACK<sup>™</sup>, MIPAQ<sup>™</sup>, ModSTACK<sup>™</sup>, my-d<sup>™</sup>, NovalithIC<sup>™</sup>, OptiMOS<sup>™</sup>, ORIGA<sup>™</sup>, POWERCODE<sup>™</sup>; PRIMARION<sup>™</sup>, PrimePACK<sup>™</sup>, PrimeSTACK<sup>™</sup>, PRO-SIL<sup>™</sup>, PROFET<sup>™</sup>, RASIC<sup>™</sup>, ReverSave<sup>™</sup>, SatRIC<sup>™</sup>, SIEGET<sup>™</sup>, SINDRION<sup>™</sup>, SIPMOS<sup>™</sup>, SmartLEWIS<sup>™</sup>, SOLID FLASH<sup>™</sup>, TEMPFET<sup>™</sup>, thinQ!<sup>™</sup>, TRENCHSTOP<sup>™</sup>, TriCore<sup>™</sup>.

#### **Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

Edition 2012-09-01

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.