1Mx16 16Mb DRAM WITH EDO PAGE MODE

FEBRUARY 2012

FEATURES

- TTL compatible inputs and outputs; tristate I/O
- Refresh Interval:
 - Auto refresh Mode: 1,024 cycles /16 ms
 - RAS-Only, CAS-before-RAS (CBR), and Hidden
 - Self refresh Mode: 1,024 cycles /128 ms
- JEDEC standard pinout
- Single power supply: 5V ± 10% (IS41C16100C) 3.3V ± 10% (IS41LV16100C)
- Byte Write and Byte Read operation via two CAS
- Industrial Temperature Range: -40°C to +85°C

DESCRIPTION

The *ISSI* IS41C16100C and IS41LV16100C are 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. These devices offer a cycle access called Extended Data Out (EDO) Page Mode. EDO Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 30 ns per 16-bit word. It is asynchronous, as it does not require a clock signal input to synchronize commands and I/O.

These features make the IS41C/41LV16100C ideally suited for high-bandwidth graphics, digital signal processing, high-performance computing systems, and peripheral applications that run without a clock to synchronize with the DRAM.

The IS41C/41LV16100C is packaged in a 42-pin 400-mil SOJ and 400-mil 50/44 pin TSOP (Type II).

KEY TIMING PARAMETERS

Parameter	-50	Unit
Max. RAS Access Time (trac)	50	ns
Max. CAS Access Time (tcac)	14	ns
Max. Column Address Access Time (tAA)	25	ns
Min. EDO Page Mode Cycle Time (tPc)	30	ns
Min. Read/Write Cycle Time (tRc)	85	ns

Copyright © 2012 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS

50(44)-Pin TSOP (Type II)



42-Pin SOJ

VDD [1 • •	42	GND
1/00 [2	41	I/O15
I/O1 [3	40	I/O14
1/02 [4	39 🗌	I/O13
I/O3 [5	38	I/O12
VDD [6	37	GND
I/O4 [7	36	I/O11
I/O5 [8	35	I/O10
I/O6 [9	34	I/O9
I/O7 [10	33 🗌	I/O8
NC [11	32	NC
NC [12	31	LCAS
WE [13	30	UCAS
RAS [14	29	ŌĒ
NC [15	28	A9
NC [16	27	A8
A0 [17	26	A7
A1 [18	25	A6
A2 [19	24	A5
A3 [20	23	A4
VDD [21	22	GND

PIN DESCRIPTIONS

A0-A9	Address Inputs
I/O0-15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
Vdd	Power
GND	Ground
NC	No Connection



FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE⁽⁵⁾

Function		RAS	LCAS	UCAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Х	Х	Х	Х	Х	High-Z
Read: Word		L	L	L	Н	L	ROW/COL	Dout
Read: Lower Byte		L	L	Н	Η	L	ROW/COL	Lower Byte, Dout Upper Byte, High-Z
Read: Upper Byte		L	Н	L	Η	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dout
Write: Word (Early Writ	e)	L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Ear	ly Write)	L	L	Н	L	Х	ROW/COL	Lower Byte, Dıℕ Upper Byte, High-Z
Write: Upper Byte (Ear	ly Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, Dın
Read-Write ^(1,2)		L	L	L	H→L	L→H	ROW/COL	Dout, Din
EDO Page-Mode Read	1 ⁽²⁾ 1st Cycle:	L	H→L	H→L	Н	L	ROW/COL	Dout
	2nd Cycle:	L	H→L	H→L	Н	L	NA/COL	Dout
	Any Cycle:	L	L→H	L→H	Н	L	NA/NA	Dout
EDO Page-Mode Write	⁽¹⁾ 1st Cycle:	L	H→L	H→L	L	Х	ROW/COL	DIN
	2nd Cycle:	L	H→L	H→L	L	Х	NA/COL	DIN
EDO Page-Mode ^(1,2)	1st Cycle:	L	H→L	H→L	H→L	L→H	ROW/COL	Dout, Din
Read-Write	2nd Cycle:	L	H→L	H→L	H→L	L→H	NA/COL	Dout, Din
Hidden Refresh	Read ⁽²⁾	L→H→L	L	L	Н	L	ROW/COL	Dout
	Write ^(1,3)	L→H→L	L	L	L	Х	ROW/COL	Dout
RAS-Only Refresh		L	Н	Н	Х	Х	ROW/NA	High-Z
CBR Refresh ⁽⁴⁾		H→L	L	L	Н	Х	X	High-Z

Notes:

These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
EARLY WRITE only.

4. At least one of the two \overline{CAS} signals must be active (\overline{LCAS} or \overline{UCAS}).

5. Commands valid only after proper initialization.



Functional Description

The IS41C/41LV16100C is a CMOS DRAM optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits. These are entered ten bits (A0-A9) at time. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used to latch the latter nine bits.

The IS41C/41LV16100C has two \overline{CAS} controls, \overline{LCAS} and \overline{UCAS} . The \overline{LCAS} and \overline{UCAS} inputs internally generates a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 1M x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding I/O tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{LCAS} controls I/O through I/O7 and \overline{UCAS} controls I/O8 through I/O15.

The IS41C/41LV16100C \overline{CAS} function is determined by the first \overline{CAS} (\overline{LCAS} or \overline{UCAS}) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the IS41C16100C and IS41LV16100C both BYTE READ and BYTE WRITE cycle capabilities.

Memory Cycle

A memory cycle is initiated by bring \overline{RAS} LOW and it is terminated by returning both \overline{RAS} and \overline{CAS} HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tRAS time has expired. A new cycle must not be initiated until the minimum precharge time tRP, tCP has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of \overline{CAS} or \overline{OE} , whichever occurs last, while holding \overline{WE} HIGH. The column address must be held for a minimum time specified by tAR. Data Out becomes valid only when tRAC, tAA, tCAC and tOEA are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of \overline{CAS} and \overline{WE} , whichever occurs last. The input data must be valid at or before the falling edge of \overline{CAS} or \overline{WE} , whichever occurs first.

Auto Refresh Cycle

To retain data, 1,024 refresh cycles are required in each 16 ms period. There are two ways to refresh the memory.

- 1. By clocking each of the 1,024 row addresses (A0 through A9) with RAS at least once every tREF max. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle,

an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Self Refresh Cycle

The Self Refresh allows the user a dynamic refresh, data retention mode at the extended refresh period of 128 ms. i.e., 125 μ s per row when using distributed CBR refreshes. The feature also allows the user the choice of a fully static, low power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS LOW for the specified tRAS.

The Self Refresh mode is terminated by driving RAS HIGH for a minimum time of tRP. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS-only or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

Extended Data Out Page Mode

EDO page mode operation permits all 1,024 columns within a selected row to be randomly accessed at a high data rate.

In EDO page mode read cycle, the data-out is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, the valid data output time in EDO page mode is extended compared with the fast page mode. In the fast page mode, the valid data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in EDO page mode, the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

In EDO page mode, due to the extended data function, the \overline{CAS} cycle time can be shorter than in the fast page mode if the timing margin is the same.

The EDO page mode allows both read and write operations during one RAS cycle, but the performance is equivalent to that of the fast page mode in that case.

Power-On

During Power-On, \overline{RAS} , \overline{UCAS} , \overline{LCAS} , and \overline{WE} must all track with V_{DD} (HIGH) to avoid current surges, and allow initialization to continue. An initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} signal).



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameters		Rating	Unit	
VT	Voltage on Any Pin Relative to GND	5V	-1.0 to +7.0	V	
		3.3V	–0.5 to +4.6		
Vdd	Supply Voltage	5V	-1.0 to +7.0	V	
		3.3V	–0.5 to +4.6		
Іоит	Output Current		50	mA	
PD	Power Dissipation		1	W	
TA	Industrial Operation Temperature		-40 to +85	С°	
Tstg	Storage Temperature		–55 to +125	С°	

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(At $T_A = -40^{\circ}C$ to $+85^{\circ}C$ for Industrial grade. Voltages are referenced to GND.)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
Vdd	Supply Voltage		5V	4.5	5.0	5.5	V
			3.3V	3.0	3.3	3.6	
Vін	Input High Voltage		5V	2.4	—	Vdd + 1.0	V
			3.3V	2.0		VDD + 0.3	
VIL	Input Low Voltage		5V	-1.0	_	0.8	V
			3.3V	-0.3	_	0.8	
lı∟	Input Leakage Current	Any input $0V \le V$ IN $\le V$ DD		-5		5	μA
		Other inputs not under test = 0V					
lio	Output Leakage Current	Output is disabled (Hi-Z)		-5		5	μA
		$0V \leq V \text{out} \leq V \text{dd}$					
Vон	Output High Voltage Level	Іон = –5.0 mA	5V	2.4		_	V
		Іон = –2.0 mA	3.3V	2.4		—	
Vol	Output Low Voltage Level	loL = 4.2 mA	5V			0.4	V
		IoL = 2.0 mA	3.3V			0.4	

CAPACITANCE^(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A9	5	pF
CIN2	Input Capacitance: \overline{RAS} , \overline{UCAS} , \overline{LCAS} , \overline{WE} , \overline{OE}	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz.



ELECTRICAL CHARACTERISTICS⁽¹⁾

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	VDD	Min.	Max.	Unit
IDD1	Standby Current: TTL	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge V_{IH}$	5V		2	mA
			3.3V	_	2	mA
DD2	Standby Current: CMOS	\overline{RAS} , \overline{LCAS} , $\overline{UCAS} \ge V_{DD} - 0.2V$	5V	_	1	mA
	-		3.3V	—	1	mA
DD3	Operating Current:	RAS, LCAS, UCAS,	5V	_	90	mA
	Random Read/Write ^(2,3,4)	Address Cycling, tRc = tRc (min.)	3.3V	_	90	
	Average Power Supply Current					
DD4	Operating Current:	$\overline{RAS} = V_{IL}, \overline{LCAS}, \overline{UCAS},$	5V	_	30	mA
	EDO Page Mode ^(2,3,4)	Cycling tPc = tPc (min.)	3.3V	—	30	
	Average Power Supply Current					
DD5	Refresh Current:	\overline{RAS} Cycling, \overline{LCAS} , $\overline{UCAS} \ge V_{IH}$	5V	—	60	mA
	RAS-Only ^(2,3)	trc = trc (min.)	3.3V	—	60	
	Average Power Supply Current					
DD6	Refresh Current:	RAS, LCAS, UCAS Cycling	5V	_	60	mA
	CBR ^(2,3,5)	trc = trc (min.)	3.3V	—	60	
	Average Power Supply Current					

Notes:

 An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.

2. Dependent on cycle rates.

3. Specified values are obtained with minimum cycle time and the output open.

4. Column-address is changed once each EDO page cycle.

5. Enables on-chip refresh and address counters.



AC CHARACTERISTICS^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

		-	50	-6	60	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	85	—	110	—	ns
t RAC	Access Time from RAS ^(6, 7)		50		60	ns
tcac	Access Time from CAS ^(6, 8, 15)		14		15	ns
taa	Access Time from Column-Address ⁽⁶⁾	—	25	—	30	ns
tras	RAS Pulse Width	50	10K	60	10K	ns
trp	RAS Precharge Time	30	_	40	_	ns
tcas	CAS Pulse Width ⁽²⁶⁾	8	10K	10	10K	ns
tcp	CAS Precharge Time ^(9, 25)	9	_	10	_	ns
tcsн	CAS Hold Time (21)	50	_	60	_	ns
trcd	RAS to CAS Delay Time ^(10, 20)	12	37	20	45	ns
tasr	Row-Address Setup Time	0	_	0	_	ns
traн	Row-Address Hold Time	8		10	_	ns
tasc	Column-Address Setup Time ⁽²⁰⁾	0	_	0	_	ns
tсан	Column-Address Hold Time ⁽²⁰⁾	8	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	30	_	40	_	ns
trad	RAS to Column-Address Delay Time(11)	14	25	15	30	ns
tral	Column-Address to RAS Lead Time	25	_	30	_	ns
trpc	RAS to CAS Precharge Time	5	_	5	_	ns
trsн	RAS Hold Time ⁽²⁷⁾	14	_	15	_	ns
t RHCP	RAS Hold Time from CAS Precharge	37	_	37	_	ns
tcLz	CAS to Output in Low-Z ^(15, 29)	0		0	_	ns
tCRP	CAS to RAS Precharge Time ⁽²¹⁾	5	_	5	_	ns
top	Output Disable Time ^(19, 28, 29)	3	12	3	12	ns
toe/toea	Output Enable Time ^(15, 16)		14		15	ns
tоенс	OE HIGH Hold Time from CAS HIGH	15	_	15	_	ns
tOEP	OE HIGH Pulse Width	10	_	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
trcs	Read Command Setup Time ^(17, 20)	0		0	_	ns
trrh	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	_	ns
tясн	Read Command Hold Time (referenced to CAS) ^(12, 17, 21)	0	_	0	_	ns
twcн	Write Command Hold Time ^(17, 27)	8	_	10	_	ns
twcr	Write Command Hold Time (referenced to RAS) ⁽¹⁷⁾	40		50		ns



AC CHARACTERISTICS (Continued)^(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

Symbol Parameter Min. Max. Min. Max. twp Write Command Pulse Width ⁽¹⁷⁾ 8 - 10 - twpz WE Pulse Widths to Disable Outputs 10 - 10 - twpz WE Pulse Widths to Disable Outputs 10 - 10 - tRWL Write Command to RAS Lead Time ⁽¹⁷⁾ 13 - 15 - tcwl Write Command to CAS Lead Time ^(17, 21) 8 - 15 - twcs Write Command Setup Time ^(14, 17, 20) 0 - 0 - twcs Write Command Setup Time ^(14, 17, 20) 0 - 0 - twcs Write Command Setup Time ^(14, 17, 20) 0 - 0 - twcs Write Command Setup Time ^(14, 17, 20) 0 - 0 - tbreach Column-Address Setup Time to CAS precharge 15 - 15 - tbreach OE Hold Time from WE during 14 - 15	Units
twp Write Command Pulse Width ⁽¹⁷⁾ 8 10 twpz WE Pulse Widths to Disable Outputs 10 10 tRWL Write Command to RAS Lead Time ⁽¹⁷⁾ 13 15 tRWL Write Command to CAS Lead Time ^(17, 21) 8 15 tWcs Write Command Setup Time ^(14, 17, 20) 0 0 tWcs Write Command Setup Time (referenced to RAS) 39 40 tDHR Data-in Hold Time (referenced to RAS) 39 40 tACH Column-Address Setup Time to CAS precharge 15 15 tACH Column-Address Setup Time to CAS precharge 15 15 tACH Column-Address Setup Time to CAS precharge 14 15 tACH DE Hold Time from WE during 14 15 tDS Data-In Setup Time ^(15, 22) 0	
twpz \overline{WE} Pulse Widths to Disable Outputs1010tRWLWrite Command to \overline{RAS} Lead Time ⁽¹⁷⁾ 1315tCWLWrite Command to \overline{CAS} Lead Time ^(17, 21) 815twcsWrite Command Setup Time ^(14, 17, 20) 00tDHRData-in Hold Time (referenced to \overline{RAS})3940tACHColumn-Address Setup Time to \overline{CAS} precharge during WRITE cycle1515tOEH \overline{OE} Hold Time from \overline{WE} during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 1415tDHData-In Setup Time ^(15, 22) 00tDHData-In Hold Time ^(15, 22) 015tRWCREAD-MODIFY-WRITE Cycle Time110155tRWCREAD-MODIFY-WRITE Cycle Time11085tRWD \overline{RAS} to \overline{WE} Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 6585trwo \overline{CAS} to \overline{WE} Delay Time ^(14, 20) 2640tAWD $\overline{Column-Address}$ to \overline{WE} Delay Time ⁽¹⁴⁾ 4055	ns
trwLWrite Command to \overline{RAS} Lead Time ⁽¹⁷⁾ 13—15—tcwLWrite Command to \overline{CAS} Lead Time ^(17, 21) 8—15—twcsWrite Command Setup Time ^(14, 17, 20) 0—0—tDHRData-in Hold Time (referenced to \overline{RAS})39—40—tACHColumn-Address Setup Time to \overline{CAS} precharge during WRITE cycle15—15—tOEH \overline{OE} Hold Time from \overline{WE} during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 14—15—tDHData-In Setup Time ^(15, 22) 0—0—tDHData-In Hold Time ^(15, 22) 8—15—tRWCREAD-MODIFY-WRITE Cycle Time110—155—tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 65—85—trwwdCAS to WE Delay Time (14, 20)26—40—tAWDColumn-Address to WE Delay Time ^(14, 20) 26—40—	ns
tcwLWrite Command to CAS Lead Time ^(17, 21) 815twcsWrite Command Setup Time ^(14, 17, 20) 00tDHRData-in Hold Time (referenced to RAS)3940tACHColumn-Address Setup Time to CAS precharge during WRITE cycle1515tOEHOE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 1415tDsData-In Setup Time ^(15, 22) 00tDHData-In Hold Time ^(15, 22) 8155tRwcREAD-MODIFY-WRITE Cycle Time110155tRwDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 6585tcwpCAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 2640tcwpCAS to WE Delay Time ^(14, 20) 2640tawpColumn-Address to WE Delay Time ⁽¹⁴⁾ 4055	ns
twcsWrite Command Setup Time(14, 17, 20)00tDHRData-in Hold Time (referenced to RAS)3940tACHColumn-Address Setup Time to CAS precharge during WRITE cycle1515tOEHold Time from WE during READ-MODIFY-WRITE cycle(18)1415tDSData-In Setup Time(15, 22)00tDHData-In Hold Time(15, 22)00tRWCREAD-MODIFY-WRITE Cycle Time110155tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)6585tcwdCAS to WE Delay Time (14, 20)2640tawdColumn-Address to WE Delay Time(14, 20)2640	ns
tDHRData-in Hold Time (referenced to RAS)3940tACHColumn-Address Setup Time to CAS precharge during WRITE cycle1515tOEHOE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 1415tDsData-In Setup Time ^(15, 22) 00tDHData-In Hold Time ^(15, 22) 815tRWCREAD-MODIFY-WRITE Cycle Time110155tRWCREAD-MODIFY-WRITE Cycle Time110155tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 6585tcwpCAS to WE Delay Time ^(14, 20) 2640tawpColumn-Address to WE Delay Time ⁽¹⁴⁾ 4055	ns
tACHColumn-Address Setup Time to CAS precharge during WRITE cycle15—15—tOEHOE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 14—15—tDsData-In Setup Time ^(15, 22) 0—0—tDHData-In Hold Time ^(15, 22) 8—15—tRWCREAD-MODIFY-WRITE Cycle Time110—155—tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 65—85—tcwdCAS to WE Delay Time ^(14, 20) 26—40—tawdColumn-Address to WE Delay Time ⁽¹⁴⁾ 40—55—	ns
toeH \overrightarrow{OE} Hold Time from \overrightarrow{WE} during READ-MODIFY-WRITE cycle ⁽¹⁸⁾ 1415tbsData-In Setup Time ^(15, 22) 00tDHData-In Hold Time ^(15, 22) 815tRwcREAD-MODIFY-WRITE Cycle Time110155tRwbRAS to \overrightarrow{WE} Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 6585tcwd \overrightarrow{CAS} to \overrightarrow{WE} Delay Time ^(14, 20) 2640tawdColumn-Address to \overrightarrow{WE} Delay Time ⁽¹⁴⁾ 4055	ns
tbsData-In Setup Time(15, 22)00tDHData-In Hold Time(15, 22)815tRWCREAD-MODIFY-WRITE Cycle Time110155tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)6585tcwDCAS to WE Delay Time(14, 20)2640tawpColumn-Address to WE Delay Time(14)4055	ns
tDHData-In Hold Time(15, 22)815tRWCREAD-MODIFY-WRITE Cycle Time110155tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)6585tcwDCAS to WE Delay Time(14, 20)2640tawdColumn-Address to WE Delay Time(14)4055	ns
tRWCREAD-MODIFY-WRITE Cycle Time110—155—tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 65—85—tcwDCAS to WE Delay Time ^(14, 20) 26—40—tawdColumn-Address to WE Delay Time ⁽¹⁴⁾ 40—55—	ns
tRWDRAS to WE Delay Time during READ-MODIFY-WRITE Cycle ⁽¹⁴⁾ 65—85—tcwdCAS to WE Delay Time ^(14, 20) 26—40—tawdColumn-Address to WE Delay Time ⁽¹⁴⁾ 40—55—	ns
tcwd CAS to WE Delay Time ^(14, 20) 26 40 tawd Column-Address to WE Delay Time ⁽¹⁴⁾ 40 55	ns
tawd Column-Address to WE Delay Time ⁽¹⁴⁾ 40 — 55 —	ns
	ns
tPC EDO Page Mode READ or WRITE 30 — 40 — Cycle Time ⁽²⁴⁾	ns
tRASP RAS Pulse Width in EDO Page Mode 50 100K 60 100K	ns
tcPA Access Time from CAS Precharge ⁽¹⁵⁾ — 30 — 35	ns
tPRWC EDO Page Mode READ-WRITE 56 — 56 — Cycle Time ⁽²⁴⁾	ns
tcoh Data Output Hold after CAS LOW 5 — 5 —	ns
toFF Output Buffer Turn-Off Delay from 3 12 3 15 CAS or RAS ^(13,15,19, 29)	ns
twHz Output Disable Delay from \overline{WE} 3 10 3 15	ns
tcLCH Last CAS going LOW to First CAS 10 — 10 — returning HIGH ⁽²³⁾	ns
tcsr CAS Setup Time (CBR REFRESH) ^(30, 20) 5 — 5 —	ns
tchr CAS Hold Time (CBR REFRESH) ^(30, 21) 8 — 10 —	ns
tord OE Setup Time prior to RAS during 0 — 0 — HIDDEN REFRESH Cycle	ns
twRP WE Setup Time (CBR Refresh) 5 — 5 —	ns
twRH WE Hold Time (CBR Refresh) 8 — 10 —	ns
tref Auto Refresh Period (1,024 Cycles) - 16 - 16	ms
tref Self Refresh Period (1,024 Cycles) - 128 - 128	ms
tτ Transition Time (Rise or Fall) ^(2, 3) 1 50 1 50	

Note:

The -60 timing parameters are shown for reference only. The -50 speed option supports 50ns and 60ns timing specifications.



AC TEST CONDITIONS

Output load: Two TTL Loads and 100 pF (VDD = 5.0V ±10%) One TTL Load and 50 pF (VDD = 3.3V ±10%)

Input timing reference levels: $V_{H} = 2.4V$, $V_{L} = 0.8V$ ($V_{DD} = 5.0V \pm 10\%$); $V_{IH} = 2.0V, V_{IL} = 0.8V (V_{DD} = 3.3V \pm 10\%)$

Output timing reference levels: VoH = 2.4V, VoL = 0.4V (VDD = $5V \pm 10\%$, $3.3V \pm 10\%$)

Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 2. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between VIH and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- 3. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that tRCD \leq tRCD (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trcd (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
- 12. Either tRCH or tRRH must be satisfied for a READ cycle.
- 13. toFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 14. twcs, trwd, tawd and tcwd are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≤ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tRWD < tRWD (MIN), tawb ≤ tawb (MIN) and tcwb ≤ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cvcle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as \overline{WE} going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after tOEH is met.
- 19. The I/Os are in open during READ cycles once top or topp occur.
- 20. The first $\chi \overline{CAS}$ edge to transition LOW.
- 21. The last $\chi \overline{CAS}$ edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling χCAS edge to first rising χCAS edge. 24. Last rising χCAS edge to next cycle's last rising χCAS edge.
- 25. Last rising $\chi \overline{CAS}$ edge to first falling $\chi \overline{CAS}$ edge.
- 26. Each χCAS must meet minimum pulse width.
- 27. Last $\chi \overline{CAS}$ to go LOW.
- 28. I/Os controlled, regardless UCAS and LCAS.
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.



READ CYCLE



Note:

1. toff is referenced from rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}},$ whichever occurs last.



EARLY WRITE CYCLE (OE = DON'T CARE)





READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)





EDO-PAGE-MODE READ CYCLE



Note:

1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.



EDO-PAGE-MODE EARLY-WRITE CYCLE







EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY WRITE Cycles)

Note:

1. tPc can be measured from falling edge of CAS to falling edge of CAS, or from rising edge of CAS to rising edge of CAS. Both measurements must meet the tPc specifications.



EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY WRITE)





AC WAVEFORMS

READ CYCLE (With WE-Controlled Disable)



RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)





CBR **REFRESH CYCLE** (Addresses; \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE⁽¹⁾ (\overline{WE} = HIGH; \overline{OE} = LOW)



Notes:

- 1. A Hidden Refresh may also be performed after a Write Cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION: 5V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
50	IS41C16100C-50KI	400-mil SOJ
	IS41C16100C-50KLI	400-mil SOJ, Lead-free
	IS41C16100C-50TI	400-mil TSOP (Type II)
	IS41C16100C-50TLI	400-mil TSOP (Type II), Lead-free

ORDERING INFORMATION : 3.3V

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
50	IS41LV16100C-50KI	400-mil SOJ
	IS41LV16100C-50KLI	400-mil SOJ, Lead-free
	IS41LV16100C-50TI	400-mil TSOP (Type II)
	IS41LV16100C-50TLI	400-mil TSOP (Type II), Lead-free

Note:

The -50 speed option supports 50ns and 60ns timing specifications.





Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. C 02/16/2012

