

MAY 2016

256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

KEY FEATURES

- High-speed access time: 35ns, 45ns, 55ns
- CMOS low power operation
 - Operating Current: 22 mA (max) at 85°C
 - CMOS Standby Current: 3.7uA (typ) at 25°C
- TTL compatible interface levels
- Single power supply
 - -1.65V-2.2V VDD (IS62/65WV25616EALL)
 - 2.2V-3.6V VDD (IS62/65WV25616EBLL)
 - -3.3V +/-5% VDD (IS62/65WV25616ECLL)
- Package : 44-pin TSOP (Type II)
 48-pin mini BGA
- Commercial, Industrial and Automotive temperature support
- Lead-free available

DESCRIPTION


The *ISSI* IS62/65WV25616EALL/EBLL/ECLL are high-speed, low power, 4M bit static RAMs organized as 256K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology.

This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices. When CS1# is HIGH (deselected) or when CS2 is LOW (deselected) or when CS1# is LOW, CS2 is HIGH and both LB# and UB# are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS62/65WV25616EALL/EBLL/ECLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2016 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS 48-Pin mini BGA (6mm x 8mm)




48-Pin mini BGA (6mm x 8mm) 2 CS Option

	1	2	3	4	5	6	
Α	LB#	OE#	(A0)	(A1)	A2	CS2	
В	1/08	UB#	(A3)	(A4)	CS1#	(I/O0	
С	1/09	(I/O10)	(A5)	(A6)	I/O1	(I/O2)	
D	GND	(I/O11)	(A17)	(A7)	I/O3	VDD	
E	VDD	(I/O12)	NC	(A16)	(I/O4)	GND	
F	(1/014)	(I/O13)	(A14)	(A15)	(I/O5)	(1/06)	
G	(I/O15)	NC	(A12)	(A13)	WE#	(I/O7)	
н	NC	(A8)	(A9)	(A10)	(A11)	NC	

PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
CS#	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

44-Pin mini TSOP (Type II)





FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table. Below description is based on the device with 2 CS inputs.

STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

TRUTH TABLE

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/O0-I/O7	I/O8-I/O15	VDD Current
	Н	Х	Х	Х	Х	Х	High-Z	High-Z	
Not Selected	Х	L	Χ	Х	X	Х	High-Z	High-Z	ISB2
	Х	Х	Х	Х	Н	Н	High-Z	High-Z	
Output Disabled	L	Η	Н	Н	L	Х	High-Z	High-Z	ICC,ICC1
Output Disabled	L	Ι	Н	Н	X	L	High-Z	High-Z	100,1001
	L	Н	Н	L	L	Н	DOUT	High-Z	
Read	L	Н	Н	L	Н	L	High-Z	DOUT	ICC,ICC1
	L	Н	Н	L	L	L	DOUT	DOUT	
	L	Н	L	Х	L	Н	DIN	High-Z	
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC,ICC1
	L	Н	L	Х	L	L	DIN	DIN	

Note

^{1.} Truth table for the device with 1 CS input is the same with the above table without CS2 column.



ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to $V_{DD} + 0.5V$	V
V_{DD}	V _{DD} Related to GND	-0.3 to 4.0	V
tStg	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Notes:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE⁽¹⁾

Range	Ambient Temperature	Part Number	SPEED (max)	VDD(min)	VDD(typ)	VDD(max)
Commercial	0°C to +70°C		55 ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C	~EALL	55 ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C		55 ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C		45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C	~EBLL	45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C		55ns	2.2V	3.0V	3.6V
Commercial	0°C to +70°C		35ns	3.135V	3.3V	3.465V
Industrial	-40°C to +85°C	~ECLL	35ns	3.135V	3.3V	3.465V
Automotive	-40°C to +125°C		45ns	3.135V	3.3V	3.465V

Note:

PIN CAPACITANCE (1)

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	C _{IN}	T 25°C f 1 MHz \/ \/ (tvn)	6	pF
DQ capacitance (IO0–IO15)	C _{I/O}	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD}(typ)$	8	pF

Note:

THERMAL CHARACTERISTICS (1)

Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	$R_{\theta JA}$	TBD	°C/W
Thermal resistance from junction to pins	$R_{ heta JB}$	TBD	°C/W
Thermal resistance from junction to case	$R_{ heta JC}$	TBD	°C/W

^{1.} Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

^{1.} These parameters are guaranteed by design and tested by a sample basis only.

^{1.} These parameters are guaranteed by design and tested by a sample basis only.



AC TEST CONDITIONS (OVER THE OPERATING RANGE)


Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)	Unit (3.3V +/-5%)
Input Pulse Level	0V to V _{DD}	0V to V _{DD}	0V to V _{DD}
'			
Input Rise and Fall Time	1V/ns	1V/ns	1V/ns
Output Timing Reference Level	0.9V	½ V _{DD}	$\frac{1}{2} V_{DD} + 0.05 V$
R1	13500	1005	1213
R2	10800	820	1378
V_{TM}	1.8V	V_{DD}	V_{DD}
Output Load Conditions	Refer to Figure 1 and 2		

OUTPUT LOAD CONDITIONS FIGURES

FIGURE 1

R1 Vтм **о**-OUTPUT O 30pF, R2 Including _ jig and scope

FIGURE 2





DC ELECTRICAL CHARACTERISTICS

IS62(5)WV25616EALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = 1.65V ~ 2.2V

Symbol	Parameter	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	1.4	_	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	_	0.2	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		1.4	$V_{DD} + 0.2$	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.2	0.4	V
ILI	Input Leakage	GND < V _{IN} < V _{DD}	– 1	1	μΑ
I _{LO}	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	– 1	1	μΑ

Notes:

IS62(5)WV25616EBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) $VDD = 2.2V \sim 3.6V$

Symbol	Parameter	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7$, $I_{OH} = -0.1$ mA	2.0		V
		$2.7 \le V_{DD} \le 3.6$, $I_{OH} = -1.0$ mA	2.4		V
V _{OL}	Output LOW Voltage	$2.2 \le V_{DD} < 2.7$, $I_{OL} = 0.1$ mA	_	0.4	V
		$2.7 \le V_{DD} \le 3.6$, $I_{OL} = 2.1$ mA	_	0.4	V
V _{IH} ⁽¹⁾	Input HIGH Voltage	$2.2 \le V_{DD} < 2.7$	1.8	$V_{DD} + 0.3$	V
		$2.7 \le V_{DD} \le 3.6$	2.0	$V_{DD} + 0.3$	V
V _{IL} ⁽¹⁾	Input LOW Voltage	2.2 ≤ V _{DD} < 2.7	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
I _{LI}	Input Leakage	GND < V _{IN} < V _{DD}	-1	1	μA
I _{LO}	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	-1	1	μA

Notes:

IS62(5)WV25616ECLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE) VDD = $3.3V + 1.5\%^{(2)}$

Symbol	Parameter	Test Conditions	Min	Max	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	2.4	_	V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	_	0.4	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
V _{IL} ⁽¹⁾	Input LOW Voltage		-0.3	0.8	V
ILI	Input Leakage	GND < V _{IN} < V _{DD}	– 1	1	μΑ
I _{LO}	Output Leakage	GND < V _{IN} < V _{DD} , Output Disabled	– 1	1	μΑ

VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.
 VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.

VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.
 VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.

VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.
 VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.

^{2.} VDD=3.3V +/-5% is for high speed of 35ns device (ECLL).



IS62(5)WV25616EALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol Parameter		Test Conditions	Cro	do	55r	าร	Unit
Symbol	Tibol Falametel 165t Conditions		Grade		Typ ⁽¹⁾	Max	Onit
	V _{DD} Dynamic	\\ \\ (may) 0mA f f	Co	m.	-	20	
ICC	Operating	$V_{DD}=V_{DD}(max)$, $I_{OUT}=0mA$, $f=f_{max}$ $CS1\#=V_{II}$ $CS2=V_{IH}$	Inc	d.	-	22	mA
	Supply Current	OOT# = VIC, OOZ = VIH	Auto	. A3	-	22	
V _{DD}	V _{DD} Static	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Co	m.	-	5	
ICC1	Operating	$V_{DD}=V_{DD}(max)$, $I_{OUT}=0mA$, $f=0$ $CS1\#=V_{IL}$ $CS2=V_{IH}$	Ind.		-	5	mΑ
	Supply Current	OOT# = VIC, OOZ = VIH	Auto. A3		-	5	
				25°C	3.7	6	
	CMOS Standby	$V_{DD} = V_{DD}(max), f = 0,$ CS1# \ge V_{DD} - 0.2V or	Com.	40°C	3.8	7	
ISB2	Current (CMOS	0V ≤ CS2 ≤ 0.2V or		70°C	3.9	9	μΑ
	Inputs)	nputs) LB# and UB# \geq V _{DD} - 0.2V VIN \leq 0.2V or VIN \geq V _{DD} - 0.2V	Ind.	85°C	4.1	10	
			Auto. A3	125°C	8.1	25	

Note:

IS62(5)WV25616EBLL/ECLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Cumbal	Symbol Parameter Test Conditions Grade		d.a	35ns	s ⁽¹⁾	45/5	5ns	Unit	
Symbol	Parameter	rest Conditions	Gra	Grade		Max	Typ ⁽²⁾	Max	Unit
	V _{DD} Dynamic	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Co	m.	-	22	-	20	
ICC	Operating	$V_{DD}=V_{DD}(max)$, $I_{OUT}=0mA$, $f=f_{max}$ $CS1\#=V_{IL}$ $CS2=V_{IH}$	In	d.	-	25	-	22	mΑ
	Supply Current	001# - VIL, 002 = VIH	Auto	. A3	-	-	-	22	
	V _{DD} Static	$V_{DD}=V_{DD}(max)$, $I_{OUT}=0mA$, f=0 CS1# = V_{IL} , CS2 = V_{IH}	Co	m.	-	5	-	5	
ICC1 Operating			In	d.	-	5	-	5	mΑ
	Supply Current		Auto	. A3	-	-	-	5	
			25°C	3.7	6	3.7	6		
	CMOS Standby	$V_{DD} = V_{DD}(max), f = 0,$ OS Standby $CS1\# \ge V_{DD} - 0.2V$ or	Com.	40°C	3.8	7	3.8	7	
ISB2 Current (CMOS Inputs) $ \begin{array}{c} \text{OV} \leq \text{CS2} \leq 0.2 \text{V or} \\ \text{LB\# and UB\#} \geq \text{V}_{\text{DD}} - 0.2 \text{V} \\ \text{VIN} \leq 0.2 \text{V or VIN} \geq \text{V}_{\text{DD}} - 0.2 \text{V} \\ \end{array} $	Current (CMOS $0V \le CS2 \le 0.2V$ or $LB\#$ and $UB\# \ge V_{DD} - 0.2V$		70°C	3.9	9	3.9	9	μΑ	
		Ind.	85°C	4.1	10	4.1	10		
	Auto. A3	125°C	8.1	25	8.1	25			

- 1. 35 ns speed bin is for ECLL (VDD=3.3V +/-5%) only.
- 2. Typical values are measured at VDD = 3.0V, T_A = 25°C , and not 100% tested.

^{1.} Typical values are measured at VDD = 1.8V, T_A = 25°C, and not 100% tested.



AC CHARACTERISTICS⁽⁶⁾ (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Devementer	Symbol	35ns ⁽⁷⁾		45ns		55ns		···nit	notos
Parameter	Symbol	Min	Max	Min	Max	Min	Max	unit no	notes
Read Cycle Time	tRC	35	-	45	-	55	-	ns	1,5
Address Access Time	tAA	-	35	-	45	-	55	ns	1
Output Hold Time	tOHA	8	-	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	35	-	45	-	55	ns	1
UB#, LB# Access Time	tBA	-	35	-	45	-	55	ns	1
OE# Access Time	tDOE	-	18	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	12	-	15	-	20	ns	2
OE# to Low-Z Output	tLZOE	4	-	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS	-	12	-	15	-	20	ns	2
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	10	-	ns	2
UB#, LB# to High-Z Output	tHZB	-	12	-	15	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	10	-	ns	2

WRITE CYCLE AC CHARACTERISTICS


Davamatar	Cymah al	35ns ⁽⁷⁾		45ns		55ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Min	unit	notes
Write Cycle Time	tWC	35	-	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS	30	-	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	30	-	35	-	40	-	ns	1,3
UB#,LB# to Write End	tPWB	30	-	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	30	-	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	18	-	20	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	12	-	15	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	4	-	5	-	5	-	ns	2,3

- 1. Tested with the load in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.
- 3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 4. tPWE > tHZWE + tSD when OE# is LOW.
- 5. Address inputs must meet V_{IH} and V_{IL} SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.
- 6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.
- 7. 35 ns speed bin is for ECLL (VDD=3.3V +/-5%) only.



Timing Diagram


READ CYCLE NO. 1⁽¹⁾ (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



Notes

The device is continuously selected.

READ CYCLE NO. 2⁽¹⁾ (OE# CONTROLLED, WE# = HIGH)




Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.




WRITE CYCLE NO. $1^{(1,2)}$ (CS1#, CS2 CONTROLLED, OE# = HIGH OR LOW)



Notes:

- tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before
 Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 2^(1,2) (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



- 1. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.



WRITE CYCLE NO. 3 (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)




Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.



WRITE CYCLE NO. 4 (UB# & LB# Controlled, OE# = LOW)



- 1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
- 2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
- 3. Note WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.




DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	OPTION	Min	Тур	Max	Unit
V_{DR}	V _{DD} for Data Retention	See Data Retention Waveform		1.5		3.6	V
I _{DR}			Com.	-	-	9	
	Data Retention	$V_{DD} = V_{DR}(min),$ $CS1\# \ge V_{DD} - 0.2V,^{(1)}$ or $0V \le CS2 \le 0.2V,$ or $LB\#$ and $UB\# \ge V_{DD}$ -0.2V,	Ind.	-	ı	10	
	Current		LB# and UB# $\geq V_{DD}$ -0.2V,	Auto A3	-	-	25
	$VIN \le 0.2V \text{ or } VIN \ge V_{DD} - 0.2V$	typ. ⁽²⁾		3.6			
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t _{RDR}	Recovery Time	See Data Retention Waveform		tRC	-	-	ns


Note:

- 1. If CS1# >VDD-0.2V, all other inputs including CS2 and UB# and LB# must meet this condition.
- 2. Typical values are measured at VDD=1.8V or 3V, T_A = 25°C, and not 100% tested.
- 3. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode.

DATA RETENTION WAVEFORM (CS1# CONTROLLED)










DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



- 1. CS2 must satisfy either CS2 \geq VDD 0.2V or CS2 \leq 0.2V
- 2. CS1# must satisfy either CS1# \geq VDD 0.2V or CS1# \leq 0.2V



ORDERING INFORMATION

IS62WV25616EALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV25616EALL-55TI	TSOP (Type II)
55	IS62WV25616EALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV25616EALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV25616EALL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV25616EALL-55BLI	mini BGA (6mm x 8mm), Lead-free

AUTOMOTIVE RANGE (A3): -40°C TO +125°C

*PLEASE CONTACT ISSI MARKETING

IS62WV25616EBLL (2.2V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV25616EBLL-45TI	TSOP (Type II)
	IS62WV25616EBLL-45TLI	TSOP (Type II), Lead-free
	IS62WV25616EBLL-45BI	mini BGA (6mm x 8mm)
	IS62WV25616EBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
	IS62WV25616EBLL-45B2I	mini BGA (6mm x 8mm), 2 CS Option
	IS62WV25616EBLL-45B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free
55	IS62WV25616EBLL-55TI	TSOP (Type II)
	IS62WV25616EBLL-55TLI	TSOP (Type II), Lead-free
	IS62WV25616EBLL-55BI	mini BGA (6mm x 8mm)
	IS62WV25616EBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
	IS62WV25616EBLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
	IS62WV25616EBLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV25616EBLL-55CTLA3	TSOP (Type II), Lead-free, Copper Lead-frame
55	IS65WV25616EBLL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV25616EBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free



IS62WV25616ECLL (3.3V +/-5%)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
35	IS62WV25616ECLL-35TI	TSOP (Type II)
35	IS62WV25616ECLL-35TLI	TSOP (Type II), Lead-free
35	IS62WV25616ECLL-35BI	mini BGA (6mm x 8mm)
35	IS62WV25616ECLL-35BLI	mini BGA (6mm x 8mm), Lead-free
35	IS62WV25616ECLL-35B2I	mini BGA (6mm x 8mm), 2 CS Option
35	IS62WV25616ECLL-35B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
45	IS65WV25616ECLL-45CTLA3	TSOP (Type II), Lead-free, Copper Lead-frame
45	IS65WV25616ECLL-45BA3	mini BGA (6mm x 8mm)
45	IS65WV25616ECLL-45BLA3	mini BGA (6mm x 8mm), Lead-free



PACKAGE INFORMATION

