General Description

The MAX5942A/MAX5942B integrate a complete power IC for powered devices (PD) in a power-over-ethernet (PoE) system. The MAX5942A/MAX5942B provide a PD interface and a compact DC-DC PWM controller suitable for flyback and forward converters in either isolated or nonisolated designs.

The MAX5942A/MAX5942B PD interface complies with the IEEE 802.3af standard, providing the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. These devices also feature power-mode undervoltage lockout (UVLO) with wide hysteresis and powergood status outputs.

The MAX5942A/MAX5942B also integrate all the building blocks necessary for implementing DC-DC fixedfrequency isolated power supplies. This device is a current-mode controller with an integrated high startup circuit suitable for isolated telecom/industrial voltage range power supplies. A high-voltage startup circuit allows the PWM controller to draw power directly from the 18V to 67V input supply during startup. The switching frequency is internally trimmed to 275kHz ±10%, thus reducing magnetics and filter components. The MAX59412A allows an 85% operating duty cycle and can be used to implement flyback converters. The MAX5942B limits the operating duty cycle to less than 50% and can be used in single-ended forward converters. The MAX5942A/MAX5942B are designed to work with or without an external diode bridge in front of the PD.

The MAX5942A/MAX5942B are available in 16-pin SO packages.

Applications

IP Phones

Wireless Access Nodes

Internet Appliances

Computer Telephony

Security Cameras

Power Devices in Power-Over-Ethernet/ Power-Over-MDI

Typical Operating Circuit appears at end of data sheet.

Features

 Powered Device Interface Fully Integrated IEEE 802.3af-Compliant PD Interface

PD Detection and Programmable Classification Signatures

Less than 10µA Leakage Current Offset During Detection

Integrated MOSFET for Isolation and Inrush Current Limiting

Gate Output Allows External Control of the Internal Isolation FET

Programmable Inrush Current Control/ULVO PGOOD/PGOOD Outputs Enable PWM Controller

PWM Controller


Wide Input Range: 18V to 67V Isolated (Without Optocoupler) or Nonisolated Power Supply Current-Mode Control Leading-Edge Blanking Internally Trimmed 275kHz ±10% Oscillator Soft-Start

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	MAX DUTY CYCLE (%)
MAX5942AESE*	-40°C to +85°C	16 SO	85
MAX5942ACSE	0°C to +70°C	16 SO	85
MAX5942BESE*	-40°C to +85°C	16 SO	50
MAX5942BCSE	0°C to +70°C	16 SO	50

*Future product—contact factory for availability.

Pin Configuration



///XI//I

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

(All voltages are referenced to VEE, unless otherwise noted.)

	0.3V to +90V
OUT, PGOOD	0.3V to (GND + 0.3V)
RCL, GATE	0.3V to +12V
UVLO	0.3V to +8V
PGOOD to OUT	0.3V to (GND + 0.3V)
V+ to V	-0.3V to +80V
V _{DD} to V	0.3V to +40V
V _{CC} to V	0.3V to +12.5V
FB, NDRV, SS_SHDN, CS to V-	0.3V to (V _{CC} + 0.3V)
Maximum Input/Output Current	(continuous)
OUT to VEE	
GND, RCL to VEE	70mA

UVLO, PGOOD, PGOOD to V _{EE}	
GATE to V _{EE}	
V _{DD} , V _{CC}	20mA
NDRV Continuous	25mA
NDRV (pulsed for less than 1µs)	±1A
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
16-Pin SO (derate 9.1mW/°C above +70°C)	727mW
Operating Temperature Ranges	
MAX5942_CSE0°C	C to +70°C
MAX5942_ESE40°C	to +85°C
Storage Temperature Range65°C	to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = \overrightarrow{PGOOD} = PGOOD = OPEN, V- tied to OUT, V+ tied to GND, UVLO = V_{EE}, T_A = T_{MIN}$ to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
PD INTERFACE				•			
DETECTION MODE							
Input Offset Current	IOFFSET	$V_{IN} = 1.4V$ to 1	0.1V (Note 2)			10	μA
Effective Differential Input Resistance	dR		$V_{IN} = 1.4V$ up to 10.1V with 1V step, OUT = \overrightarrow{PGOOD} = GND (Note 3)				kΩ
CLASSIFICATION MODE							
Classification Current Turn-Off Threshold	V _{TH,CLSS}	VIN rising (Not	e 4)	20.8	21.8	22.5	V
			Class 0, $R_{CL} = 10k\Omega$	0		2	
		V _{IN} = 12.6V	Class 1, $R_{CL} = 732\Omega$	9.17		11.83	
Classification Current	ICLASS	to 20V, R _{DISC} = 25.5kΩ (Notes 5, 6)	Class 2, $R_{CL} = 392\Omega$	17.29		19.71	mA
			Class 3, R_{CL} = 255 Ω	26.45		29.55	
			Class 4, $R_{CL} = 178\Omega$	36.6		41.4	
POWER MODE							
Operating Supply Voltage	VIN	$V_{IN} = (GND - V_{EE})$				67	V
Operating Supply Current	I _{IN}	Measure at GN	ID, not including RDISC		0.4	1	mA
Default Power Turn-On Voltage	V _{UVLO,ON}	VIN increasing	, UVLO = V _{EE}	37.4	38.6	40.1	V
Default Power Turn-Off Voltage	VUVLO,OFF	VIN decreasing	g, UVLO = V _{EE}	30			V
Default Power Turn-On/Off Hysteresis	VHYST,UVLO			7.4			V
External UVLO Programming Range	V _{IN,EX}	Set UVLO externally (Note 7)		12		67	V
UVLO External Reference Voltage	V _{REF,UVLO}	V _{UVLO} increas	ing	2.400	2.460	2.522	V
UVLO External Reference Voltage Hysteresis	HYST	Ratio to V _{REF,L}	JVLO	19.2	20	20.9	%

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = \overrightarrow{PGOOD} = PGOOD = OPEN, V- tied to OUT, V+ tied to GND, UVLO = V_{EE}, T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDI	CONDITIONS		ТҮР	MAX	UNITS
UVLO Bias Current	IUVLO	UVLO = 2.460V		-1.5		+1.5	μA
UVLO Input Ground Sense Threshold	Vth,g,uvlo	(Note 8)	(Note 8)			440	mV
UVLO Input Ground Sense Glitch Rejection		UVLO = V _{EE}			7		μs
Power Turn-Off Voltage, Undervoltage Lockout Deglitch Time	toff_dly	V_{IN} , V_{UVLO} falling (Not	te 9)	0.32			ms
Isolation Switch N-Channel		$\begin{array}{c c} Output \ current = & T_A = +25^\circ C \\ 300mA, \ V_{GATE} = 5.6V, & (Note \ 11) \\ measured \ between \\ OUT \ and \ V_{EE} & T_A = +85^\circ C \end{array}$			0.6	1.1	Ω
MOSFET On-Resistance	R _{ON}				0.8	1.5	52
Isolation Switch N-Channel MOSFET Off-Threshold Voltage	VGSTH	OUT = GND, $V_{GATE} - V_{EE}$, output current < 1 μ A		0.5			V
GATE Pulldown Switch Resistance	RG	Power-off mode, $V_{IN} = 12V$, UVLO = V_{EE}			38	80	Ω
GATE Charging Current	IG	VGATE = 2V		5	10	15	μA
GATE High Voltage	VGATE	$I_{GATE} = 1 \mu A$		5.58	5.76	5.93	V
PGOOD, PGOOD Assertion	Vouten	V _{OUT} - V _{EE} , IV _{OUT} - V _{EE} l decreasing, V _{GATE} = 5.75V		1.15	1.23	1.31	V
		Hysteresis			70		mV
PGOOD, PGOOD Assertion	Veer	(GATE - V _{EE}) increasir	(GATE - V _{EE}) increasing, OUT = V _{EE}		4.76	4.91	V
V _{GATE} Threshold	VGSEN	Hysteresis			80		mV
PGOOD Output Low Voltage	Voldcdc	I _{SINK} = 2mA (Note 10)				0.4	V
PGOOD Output Low Voltage		$I_{SINK} = 2mA, OUT \le (0)$	GND - 5V) (Note 10)			0.2	V
PGOOD Leakage Current		GATE = high, GND - VC	$OUT = \overline{67V (Note 10)}$			1	μA
PGOOD Leakage Current		GATE = VEE, PGOOD -	V _{EE} = 67V (Note 10)			1	μA

ELECTRICAL CHARACTERISTICS (PWM Controller)

(All voltages referenced to V-. V_{DD} = 13V, a 10µF capacitor connects V_{CC} to V-, V_{CS} = V-, V+ = 48V, 0.1µF capacitor connected to SS_SHDN, NDRV = open circuit, V_{FB} = 3V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
SUPPLY CURRENT							
	IV+(NS)	$V_{DD} = 0V, V + = 67V, driver not switching$		0.8	1.6		
V+ Supply Current	I _{V+(S)}	V+ = 67V, V_{DD} = 0V, V_{FB} = 4V, driver switching		1.6	3.2	mA	
V+ Supply Current After Startup		$V_{+} = 67V, V_{DD} = 13V, V_{FB} = 4V$		14		μA	

ELECTRICAL CHARACTERISTICS (PWM Controller) (continued)

(All voltages referenced to V-. V_{DD} = 13V, a 10 μ F capacitor connects V_{CC} to V-, V_{CS} = V-, V+ = 48V, 0.1 μ F capacitor connected to SS_SHDN, NDRV = open circuit, V_{FB} = 3V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

VDD Supply Current It V+ Shutdown Current It VDD Shutdown Current It PREREGULATORS/STARTUP V+ Input Voltage V+ Input Voltage It INTERNAL REGULATORS VCC Output Voltage	VDD(NS) VDD(S) VDD(S) CC_UVLO	V _{DD} = 36V, driver not switching V _{DD} = 36V, driver switching, V _{OPTO} = 4V V _{SS_SHDN} = 0V, V+ = 67V V _{SS_SHDN} = 0V Powered from V+, I _{CC} = 7.5mA, V _{DD} = 0V Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	18 13 7.5 9.0	0.9 1.9 180 4 9.8 10.0 6.6 570	1.6 3.2 290 20 67 36 12 11.0	та мА мА мА мА м м м м м м м м м м м м м
V+ Shutdown Current VDD Shutdown Current PREREGULATORS/STARTUP V+ Input Voltage VDD Supply Voltage INTERNAL REGULATORS VCC Output Voltage VCC Undervoltage Lockout VCC OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver	CC_UVLO	$V_{SS}_\overline{SHDN} = 0V, V+ = 67V$ $V_{SS}_\overline{SHDN} = 0V$ Powered from V+, I _{CC} = 7.5mA, V _{DD} = 0V Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling $V_{CC} = 11V \text{ (externally forced)}$ $V_{CC} = 11V \text{ (externally forced)}$	13 7.5	180 4 9.8 10.0 6.6	290 20 67 36 12	μΑ μΑ V V V
V+ Shutdown Current VDD Shutdown Current PREREGULATORS/STARTUP V+ Input Voltage VDD Supply Voltage INTERNAL REGULATORS VCC Output Voltage VCC Undervoltage Lockout VCC OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver	CC_UVLO	$V_{SS}_\overline{SHDN} = 0V$ Powered from V+, I _{CC} = 7.5mA, V _{DD} = 0V Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	13 7.5	4 9.8 10.0 6.6	20 67 36 12	μΑ V V V
PREREGULATORS/STARTUP V+ Input Voltage VDD Supply Voltage INTERNAL REGULATORS VCC Output Voltage VCC Undervoltage Lockout VC OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		$V_{SS}_\overline{SHDN} = 0V$ Powered from V+, I _{CC} = 7.5mA, V _{DD} = 0V Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	13 7.5	9.8 10.0 6.6	67 36 12	V V V
V+ Input Voltage VDD Supply Voltage INTERNAL REGULATORS VCC Output Voltage VCC Undervoltage Lockout VC OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	13 7.5	10.0 6.6	36 12	V
VDD Supply Voltage INTERNAL REGULATORS VCC Output Voltage VCC Undervoltage Lockout VC OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	13 7.5	10.0 6.6	36 12	V
INTERNAL REGULATORS V _{CC} Output Voltage V _{CC} Undervoltage Lockout V _C OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)	7.5	10.0 6.6	12	V
V _{CC} Output Voltage V _{CC} V _{CC} Undervoltage Lockout V _C OUTPUT DRIVER V Peak Source Current V Peak Sink Current V NDRV High-Side Driver V		Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)		10.0 6.6		
V _{CC} Undervoltage Lockout V _C OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		Powered from V _{DD} , I _{CC} = 7.5mA V _{CC} falling V _{CC} = 11V (externally forced) V _{CC} = 11V (externally forced)		10.0 6.6		
V _{CC} Undervoltage Lockout V _C OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		V_{CC} falling $V_{CC} = 11V$ (externally forced) $V_{CC} = 11V$ (externally forced)	9.0	6.6	11.0	
OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		$V_{CC} = 11V$ (externally forced) $V_{CC} = 11V$ (externally forced)				V
OUTPUT DRIVER Peak Source Current Peak Sink Current NDRV High-Side Driver		V _{CC} = 11V (externally forced)		570		
Peak Sink Current NDRV High-Side Driver	Roн	V _{CC} = 11V (externally forced)		570		
NDRV High-Side Driver	Roн					mA
0	Roн			1000		mA
	0.1	V _{CC} = 11V, externally forced, NDRV sourcing 50mA		4	12	Ω
NDRV Low-Side Driver Resistance	R _{OL}	V _{CC} = 11V, externally forced, NDRV sinking 50mA		1.6	4	Ω
ERROR AMPLIFIER		I				
FB Input Resistance	RIN			50		kΩ
FB Input Bias Current	I _{FB}	VFB = VSS_SHDN		±1		μA
	AVCL			-20		V/V
Closed-Loop 3dB Bandwidth				200		kHz
FB Input Voltage Range			2		3	V
SLOPE COMPENSATION		I				
	SCOMP	MAX5942A		26		mV/µ
THERMAL SHUTDOWN	0001/11					
Thermal Shutdown Temperature				+150		°C
Thermal Hysteresis				25		°C
CURRENT LIMIT			I			
	VILIM	FB = 4V	419	465	510	mV
CS Input Bias Current		$0V \le V_{CS} \le 2V$, FB = 4V	-1		+1	μA
Current-Limit Comparator Propagation Delay		25mV overdrive on CS, FB = V-		180		ns
		ER - CND, only DWM comparator is blasked		70		
CS Blanking Time OSCILLATOR		FB = GND, only PWM comparator is blanked		10		ns
Clock Frequency Range		FB = V-	235	275	314	kHz
				210		KF1Z
Max Duty Cycle		MAX5942A, FB = V- MAX5942B, FB = V-	75 44		85 50	%

ELECTRICAL CHARACTERISTICS (PWM Controller) (continued)

(All voltages referenced to V-. V_{DD} = 13V, a 10 μ F capacitor connects V_{CC} to V-, V_{CS} = V-, V+ = 48V, 0.1 μ F capacitor connected to SS_SHDN, NDRV = open circuit, V_{FB} = 3V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SOFT-START						
SS Source Current	I _{SSO}	V_{SS} <u>SHDN</u> = V-	2.0	4.5	6.5	μA
SS Sink Current			1			mA
Peak Soft-Start Voltage Clamp		No external load	2.331	2.420	2.500	V
Chutdows Threehold		V _{SS_SHDN} falling (Note 11)	0.25	0.37	0.41	V
Shutdown Threshold		V _{SS_SHDN} rising (Note 11)	0.53	0.59	0.65	V

Note 1: All min/max limits for the PD interface are production tested at +85°C (extended grade)/+70°C (commercial grade). Limits at +25°C and -40°C are guaranteed by design. All PWM controller min/max limits are 100% production tested at +25°C and +85°C (extended grade)/+70°C (commercial grade). Limits at -40°C are guaranteed by design, unless otherwise noted.

- **Note 2:** The input offset current is illustrated in Figure 1.
- **Note 3:** Effective differential input resistance is defined as the differential resistance between GND and V_{EE} without any external resistance.
- Note 4: Classification current is turned off whenever the IC is in power mode.
- Note 5: See Table 2 in the PD Classification Mode section. R_{DISC} and R_{CL} must be 100ppm or better.
- Note 6: See Thermal Dissipation section for details.

Note 7: When UVLO is connected to the midpoint of an external resistor-divider with a series resistance of $25.5k\Omega$ (±1%), the turnon threshold set point for the power mode is defined by the external resistor-divider. Make sure the voltage on the UVLO pin does not exceed its maximum rating of 8V when V_{IN} is at the maximum voltage.

Note 8: When the V_{UVLO} is below V_{TH, G, UVLO}, the MAX5942_ sets the turn-on voltage threshold internally (V_{UVLO,ON}).

Note 9: An input voltage or V_{UVLO} glitch below their respective thresholds shorter than or equal to t_{OFF_DLY} will not cause the MAX5942A/MAX5942B to exit power-on mode (as long as the input voltage remains above an operable voltage level of 12V).

- **Note 10:** PGOOD references to OUT while PGOOD references to V_{EE}.
- Note 11: Guaranteed by design.





Figure 1. Effective Differential Input Resistance/Offset Current

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = PGOOD = PGOOD = OUT = OPEN, UVLO = V_{EE}, V_{DD} = 13V, NDRV floating, T_A = T_{MIN}$ to T_{MAX}. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE} (for graphs 1–11 in the *Typical Operating Characteristics*); all


Typical Operating Characteristics





Typical Operating Characteristics (continued)

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = PGOOD = PGOOD = OUT = OPEN, UVLO = V_{EE}, V_{DD} = 13V, NDRV floating, T_A = T_{MIN}$ to T_{MAX}. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE} (for graphs 1–11 in the *Typical Operating Characteristics*); all voltages are referenced to V- (for graphs 12–30 in the *Typical Operating Characteristics*), unless otherwise noted.



V+ SHUTDOWN CURRENT CS THRESHOLD VOLTAGE vs. TEMPERATURE vs. TEMPERATURE 182.5 0.488 182.0 (v) 0.487 0.486 0.485 0.485 0.485 V+ SHUTDOWN CURRENT (µA) $V_{+} = 67V, FB = SS_SHDN = V_{-}$ FB = V-181.5 181.0 180.5 180.0 0.484 179.5 179.0 0.483 -20 80 -20 40 60 80 -40 0 20 40 60 -40 0 20 TEMPERATURE (°C) TEMPERATURE (°C) **CURRENT-LIMIT DELAY** NDRV RESISTANCE vs. TEMPERATURE vs. TEMPERATURE 210 5.0 208 4.5 206 FB = V-, 100mV OVERDRIVE ON CS CURRENT-LIMIT DELAY (ns) 4.0 204 NDRV RESISTANCE (Ω) HIGH-SIDE DRIVER 202 3.5 200 3.0 198 2.5 196 194 2.0 -I OW-SIDE DRIVER 192 1.5 190 188 1.0 -20 80 -40 0 20 40 60 -20 -40 0 20 40 60 80 TEMPERATURE (°C) TEMPERATURE (°C) NDRV FREQUENCY vs. Vnn VSS_SHDN VS. VDD 271.0 2.410 270.5 2.408 270.0 NDRV FREQUENCY (KHz) 269.5 VSS_SHDN (V) 2.406 269.0 2.404 268.5 FB = V-268.0 2.402 267.5 267.0 2.400 0 5 10 15 20 25 30 0 5 10 15 35 40 20 25 30 35 40 V_{DD} (V) V_{DD} (V)

Typical Operating Characteristics (continued)

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = PGOOD = PGOOD = OUT = OPEN, UVLO = V_{EE}, V_{DD} = 13V, NDRV floating, T_A = T_{MIN} to T_{MAX}$. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE} (for graphs 1–11 in the *Typical Operating Characteristics*); all voltages are referenced to V- (for graphs 12–30 in the *Typical Operating Characteristics*), unless otherwise noted.

MAXIMUM DUTY CYCLE vs. VDD V_{CC} vs. V_{DD} 48.0 10.2 47.9 10.1 47.8 V_{FB} = 4V, CS = V-DEVICE POWERED FROM VDD MAXIMUM DUTY CYCLE (%) 47.7 10.0 47.6 € 9.9 47.5 FB = V-DEVICE POWERED Vcc FROM VDD 9.8 47.4 47.3 9.7 47.2 **DEVICE POWERED** 9.6 FROM V+ DEVICE POWERED 47.1 FROM V+ 47.0 9.5 0 5 10 15 20 30 35 40 25 0 5 10 15 20 25 30 35 40 V_{DD} (V) V_{DD} (V) V+ SUPPLY CURRENT vs. V+ VOLTAGE **V+ SUPPLY CURRENT vs. V+ VOLTAGE** (AFTER STARTUP) 1.60 16 1.59 14 LEAKAGE CURRENT (µA) 12 $V_{FB}=\ V_{DD}=V-$ V_{DD} = 13V, FB = V-10 8 6 + 4 1.53 2 1.52 0 1.51 0 20 80 10 20 30 40 50 60 70 40 60 100 0 80 90 100 110 V+ VOLTAGE (V) V+ VOLTAGE (V) V_{CC} VOLTAGE vs. V_{CC} CURRENT V_{CC} VOLTAGE vs. V_{CC} CURRENT 10.0 10.4 $V_{DD} = GND, V_{FB} = 4V$ $V + = +67V, V_{FB} = 4V$ 9.9 10.2 9.8 $V_{DD} = 36V$ V+ = 67V 10.0 9.7 V+ = 48V V_{CC} VOLTAGE (V) V_{CC} VOLTAGE (V) 9.6 9.8 9.5 $V_{DD} = 13V$ 36V 9.6 9.4 $V_{+} = 24V$ 9.3 9.4 9.2 9.2 9.1 9.0 9.0 0 0 5 20 5 10 15 20 10 15 V_{CC} CURRENT (mA) V_{CC} CURRENT (mA)

Typical Operating Characteristics (continued)

 $(V_{IN} = (GND - V_{EE}) = 48V, GATE = PGOOD = PGOOD = OUT = OPEN, UVLO = V_{EE}, V_{DD} = 13V, NDRV floating, T_A = T_{MIN}$ to T_{MAX}. Typical values are at T_A = +25°C. All voltages are referenced to V_{EE} (for graphs 1–11 in the *Typical Operating Characteristics*); all voltages are referenced to V- (for graphs 12–30 in the *Typical Operating Characteristics*), unless otherwise noted.

MAX5942B

Pin Description

PIN	NAME	FUNCTION
1	V+	High-Voltage Startup Input. Referenced to V Connect directly to an input voltage range between 18V to 67V. Connects internally to a high-voltage linear regulator that generates V _{CC} during startup.
2	V _{DD}	Line Regulator Input. Referenced to V V_{DD} is the input to the linear regulator that generates V_{CC} . For supply voltages less than 36V, connect V_{DD} and V+ to the supply. For supply voltages greater than 36V, V_{DD} receives its power from the tertiary winding of the transformer and accepts voltages from 13V to 36V. Bypass V_{DD} to V- with a 4.7µF capacitor.
3	FB	Fixed-Gain Inverting Amplifier Input. Referenced to V Connect a voltage-divider from the regulated output to FB. The noninverting input of the amplifier is referenced to +2.4V
4	SS_SHDN	Soft-Start Timing Capacitor Connection. Referenced to V Ramp time to full current limit is approximately 0.45ms/nF. Bypass with a minimum 10nF capacitor to V A 2.4V reference voltage appears across the capacitor. Disable the PWM controller by pulling SS_SHDN below 0.25V.
5	UVLO	Undervoltage Lockout Programming Input for Power Mode. Referenced to V _{EE} . When UVLO is above its threshold, the device enters the power mode. Connect UVLO to V _{EE} to use the default undervoltage lockout threshold. Connect UVLO to an external resistor-divider to define a threshold externally. The series resistance value of the external resistors must add to 25.5k Ω (±1%) and replaces the detection resistor. To keep the device in undervoltage lockout, pull UVLO between V _{TH,G,UVLO} and V _{REF,UVLO} .
6	RCL	Classification Setting. Referenced to V _{EE} . Add a resistor from RCL to V _{EE} to set a PD class (see Table 1).
7	GATE	Gate of Internal N-Channel Power MOSFET. Referenced to V_{EE} . GATE sources 10µA when the device enters the power mode. Connect an external 100V ceramic capacitor from GATE to V_{OUT} to program the inrush current. Pull GATE to V_{EE} to turn off the internal MOSFET. The detection and classification functions operate normally when GATE is pulled to V_{EE} .
8	VEE	Negative Input Power. Source of the integrated isolation N-channel power MOSFET. Connect V _{EE} to -48V.
9	OUT	Output Voltage. Referenced to V _{EE} . Drain of the integrated isolation N-channel power MOSFET. Connect OUT to V
10	PGOOD	Power-Good Indicator Output, Active High, Open Drain. PGOOD is referenced to OUT. PGOOD goes high impedance when V_{OUT} is within 1.2V of V_{EE} and when GATE is 5V above V_{EE} . Otherwise, PGOOD is pulled to OUT (given that V_{OUT} is at least 5V below GND).
11	PGOOD	Power-Good Indicator Output, Active Low, Open Drain. \overrightarrow{PGOOD} is referenced to V _{EE} . \overrightarrow{PGOOD} is pulled to V _{EE} when V _{OUT} is within 1.2V of V _{EE} and when GATE is 5V above V _{EE} . Otherwise, \overrightarrow{PGOOD} goes high impedance.
12	GND	Ground. Referenced to VEE. GND is the positive input power.
13	CS	Current-Sense Input. Referenced to V Turns power switch off if V _{CS} rises above 465mV for cycle-by-cycle current limiting. CS is also the feedback for the current-mode controller. CS connects to the PWM controller through a leading-edge blanking circuit.
14	V-	Ground. V- is the ground terminal of the PWM controller.
15	NDRV	Gate Drive. Referenced to V Drives a high-voltage external N-channel power MOSFET.
16	V _{CC}	Regulated IC Supply. Referenced to V Provides power for MAX5942 V_{CC} is regulated from V_{DD} during normal operation and from V+ during startup. Bypass V_{CC} with a 10µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor to V



CLASS	USAGE	R_{CL} (Ω)	MAXIMUM POWER USED BY PD (W)
0	Default	10k	0.44 to 12.95
1	Optional	732	0.44 to 3.84
2	Optional	392	3.84 to 6.49
3	Optional	255	6.49 to 12.95
4	Not allowed	178	Reserved*

Table 1. PD Power Classification/RCL Selection

*Class 4 reserved for future use.

Detailed Description

The MAX5942A/MAX5942B integrate a complete power IC for powered devices (PD) in a power-over-ethernet (PoE) system. The MAX5942A/MAX5942B provide PD Interface and a compact DC-DC PWM controller suitable for flyback and forward converters in either isolated or nonisolated designs.

The MAX5942A/MAX5942B PD interface complies with the IEEE 802.3af standard, providing the PD with a detection signature, a classification signature, and an integrated isolation switch with programmable inrush current control. These devices also feature power-mode undervoltage lockout (UVLO) with wide hysteresis, and power-good status outputs.

An integrated MOSFET provides PD isolation during detection and classification. The MAX5942A/MAX5942B guarantee a leakage current offset of less than 10µA during the detection phase. A programmable current limit prevents high inrush current during power-on. The devices feature power-mode UVLO with wide hysteresis and long deglitch time to compensate for twisted-pair cable resistive drop and to ensure glitch-free transition between detection, classification, and power-on/off phases. The MAX5942A/MAX5942B provide both active-high (PGOOD) and active-low (PGOOD) outputs. Both devices offer an adjustable UVLO threshold with a default value compliant to the IEEE 802.3af standard. The MAX5942A/MAX5942B are designed to work with or without an external diode bridge in front of the PD.

Use the MAX5942A/MAX5942B PWM current-mode controllers to design flyback- or forward-mode power supplies. Current-mode operation simplifies control-loop design while enhancing loop stability. An internal highvoltage startup regulator allows the device to connect directly to the input supply without an external startup resistor. Current from the internal regulator starts the controller. Once the tertiary winding voltage is established, the internal regulator is switched off and bias current for running the PWM controller is derived from the tertiary winding. The internal oscillator is set to 275kHz and trimmed to \pm 10%. This permits the use of small magnetic components to minimize board space. Both the MAX5942A and MAX5942B can be used in power supplies providing multiple output voltages. A functional diagram of the PWM controller is shown in Figure 4. Typical application circuits for forward and flyback topologies are shown in Figure 5 and Figure 6, respectively.

Powered Device Interface

Operating Modes

The PD front-end section of the MAX5942A/MAX5942B operates in three different modes: PD detection signature, PD classification, and PD power, depending on its input voltage ($V_{IN} = GND - V_{EE}$). All voltage thresholds are designed to operate with or without the optional diode bridge while still complying with the IEEE 802.3af standard (see Application Circuit 1).

Detection Mode (1.4V \leq V_{IN} \leq 10.1V)

In detection mode, the power source equipment (PSE) applies two voltages on V_{IN} in the range of 1.4V to 10.1V (1V step minimum), and then records the current measurements at the two points. The PSE then computes $\Delta V/\Delta I$ to ensure the presence of the 25.5k Ω signature resistor. In this mode, most of the MAX5942A/MAX5942B internal circuitry is off and the offset current is less than 10µA.

If the voltage applied to the PD is reversed, install protection diodes on the input terminal to prevent internal damage to the MAX5942A/MAX5942B (see Figures 8 and 9). Since the PSE uses a slope technique ($\Delta V/\Delta I$) to calculate the signature resistance, the DC offset due to the protection diodes is subtracted and does not affect the detection process.

Classification Mode (12.6V \leq V_{IN} \leq 20V)


In the classification mode, the PSÉ classifies the PD based on the power consumption required by the PD. This allows the PSE to efficiently manage power distribution. The IEEE 802.3af standard defines five different classes as shown in Table 1. An external resistor (R_{CL}) connected from RCL to V_{EE} sets the classification current.



CLASS	R_{CL} (Ω)	V _{IN} * (V)	CLASS CURRENT SEEN AT V _{IN} (mA)			CLASSIFICATION CIFICATION (mA)
			MIN	MAX	MIN	MAX
0	10k	12.6 to 20	0	4	0	4
1	732	12.6 to 20	9	12	9	12
2	392	12.6 to 20	17	20	17	20
3	255	12.6 to 20	26	30	26	30
4	178	12.6 to 20	36	42	36	44

Table 2. Setting Classification Current

*VIN is measured across the MAX5942 input pins (VEE and GND), which does not include the diode bridge voltage drop.



The PSE determines the class of a PD by applying a voltage at the PD input and measures the current sourced out of the PSE. When the PSE applies a voltage between 12.6V and 20V, the MAX5942A/MAX5942B exhibit a current characteristic with values indicated in Table 2. The PSE uses the classification current information to classify the power requirement of the PD. The classification current includes the current drawn by the 25.5k Ω detection signature resistor and the supply current of the MAX5942A/MAX5942B so that the total current drawn by the PD is within the IEEE 802.3af standard figures. The classification current is turned off whenever the device is in power mode.

Power Mode

During power mode, when V_{IN} rises above the undervoltage lockout threshold (V_{UVLO,ON}), the MAX5942A/ MAX5942B gradually turn on the internal N-channel MOS-FET Q1 (see Figure 2). The MAX5942A/MAX5942B charge the gate of Q1 with a constant current source (10µA, typ). The drain-to-gate capacitance of Q1 limits the voltage rise rate at the drain of MOSFET, thereby limiting the inrush current. To reduce the inrush current, add external drain-to-gate capacitance (see the *Inrush Current* section). When the drain of Q1 is within 1.2V of its source voltage and its gate-to-source voltage is above 5V, the MAX5942A/MAX5942B assert the PGOOD/ PGOOD outputs. The MAX5942A/MAX5942B have a wide UVLO hysteresis and turn-off deglitch time to compensate for the high impedance of the twisted-pair cable.

Undervoltage Lockout

The MAX5942A/MAX5942B operate up to a 67V supply voltage with a default UVLO turn-on set at 39V and a UVLO turn-off set at 30V. Adjust the UVLO threshold using a resistor-divider connected to UVLO (see Figure 3). When the input voltage is above the UVLO threshold ($V_{UVLO,ON}$), the IC is in power mode and the MOSFET is on. When the input voltage goes below the UVLO threshold ($V_{UVLO,OFF}$) for more than t_{OFF_DLY}, the MOSFET turns off.

To adjust the UVLO threshold, connect an external resistor-divider from GND to UVLO and from UVLO to VEE. Use the following equations to calculate R1 and R2 for a desired UVLO threshold:

$$R2 = 25.5k\Omega \times \frac{V_{REF, UVLO}}{V_{IN,EX}}$$
$$R1 = 25.5k\Omega - R2$$

where V_{IN,EX} is the desired UVLO threshold. Since the resistor-divider replaces the 25.5k Ω PD detection resistor, ensure that the sum of R1 and R2 equals 25.5k Ω

VIN = 24V TO 60V GND R1 UVLO MAX5942A MAX5942B VEE VEE VEE

Figure 3. Setting Undervoltage Lockout with an External Resistor-Divider

 \pm 1%. When using the external resistor-divider, the MAX5942 has an external reference voltage hysteresis of 20% (typ). In other words, when UVLO is programmed externally, the turn-off threshold will be 80% (typ) of the new UVLO turn-on threshold.

Inrush Current Limit

The MAX5942A/MAX5942B charge the gate of the internal MOSFET with a constant current source (10 μ A, typ). The drain-to-gate capacitance of the MOSFET limits the voltage rise rate at the drain, thereby limiting the inrush current. Add an external capacitor from GATE to OUT to further reduce the inrush current. Use the following equation to calculate the inrush current:

$$I_{\text{INRUSH}} = I_{\text{G}} \times \frac{C_{\text{OUT}}}{C_{\text{GATE}}}$$

The recommended inrush current for a PoE application is 100mA.

PGOOD/PGOOD Outputs

PGOOD is an open-drain, active-high logic output. PGOOD goes high impedance when V_{OUT} is within 1.2V of V_{EE} and when GATE is 5V above V_{EE}. Otherwise, PGOOD is pulled to V_{OUT} (given that V_{OUT} is at least 5V below GND). Connect PGOOD to SS_SHDN to enable the PWM controller.

 \overrightarrow{PGOOD} is an open-drain, active-low logic output. \overrightarrow{PGOOD} is pulled to VEE when VOUT is within 1.2V of VEE and when GATE is 5V above VEE. Otherwise, \overrightarrow{PGOOD} goes high impedance.

Thermal Dissipation

During classification mode, if the PSE applies the maximum DC voltage, the maximum voltage drop from GND to V_{RCL} will be 13V. If the maximum classification current of 42mA flows through the MAX5942A/ MAX5942B, then the maximum DC power dissipation will be close to 546mW, which is slightly higher than the maximum DC power dissipation the IC can handle. However, according to the IEEE 802.3af standard, the duration of the classification mode is limited to 75ms (max). The MAX5942A/MAX5942B handle the maximum classification power dissipation for the maximum duration time without sustaining any internal damage. If the PSE violates the IEEE 802.3af standard by exceeding the 75ms maximum classification duration, it may cause internal damage to the IC.

PWM Controller

Current-Mode Control

The MAX5942A/MAX5942B offer current-mode control operation with added features such as leading-edge blanking with dual internal path that only blanks the sensed current signal applied to the input of the PWM comparator. The current-limit comparator monitors the CS pin at all times and provides cycle-by-cycle current limit without being blanked. The leading-edge blanking of the CS signal prevents the PWM comparator from prematurely terminating the on cycle. The CS signal contains a leading-edge spike that is the result of the MOSFET gate charge current, capacitive and diode reverse recovery current of the power circuit. Since this leading-edge spike is normally lower than the currentlimit comparator threshold, current limiting is not blanked and cycle-by-cycle current limiting is provided under all conditions.

Use the MAX5942A in discontinuous flyback applications where wide line voltage and load current variation are expected. Use the MAX5942B for single-transistor forward converters where the maximum duty cycle must be limited to less than 50%.

Under certain conditions, it may be advantageous to use a forward converter with greater than 50% duty cycle. For those cases, use the MAX5942A. The large duty cycle results in much lower operating primary RMS currents through the MOSFET switch and in most cases a smaller output filter inductor. The major disadvantage to this is that the MOSFET voltage rating must be higher and that slope compensation must be provided to stabilize the inner current loop. The MAX5942A provides internal slope compensation.

Internal Regulators

The internal regulators of the MAX5942A/MAX5942B enable initial startup without a lossy startup resistor and regulate the voltage at the output of a tertiary (bias) winding to provide power for the IC. At startup, V+ is regulated down to V_{CC} to provide bias for the device. The V_{DD} regulator then regulates from the output of the tertiary winding to V_{CC}. This architecture allows the tertiary winding to have only a small filter capacitor at its output, thus eliminating the additional cost of a filter inductor.

When designing the tertiary winding, calculate the number of turns so the minimum reflected voltage is always higher than 12.7V. The maximum reflected voltage must be less than 36V.

To reduce power dissipation, the high-voltage regulator is disabled when the V_{DD} voltage reaches 12.7V. This greatly reduces power dissipation and improves efficiency. If V_{CC} falls below the undervoltage lockout threshold (V_{CC} = 6.6V), the low-voltage regulator is disabled, and soft-start is reinitiated. In undervoltage lockout, the MOSFET driver output (NDRV) is held low.

If the input voltage range is between 13V and 36V, V+ and V_{DD} may be connected to the line voltage, provided that the maximum power dissipation is not exceeded. This eliminates the need for a tertiary winding.

PWM Controller Undervoltage Lockout, Soft-Start, and Shutdown

The soft-start feature of the MAX5942A/MAX5942B allows the load voltage to ramp up in a controlled manner, thus eliminating output voltage overshoot.

While the part is in undervoltage lockout, the capacitor connected to the SS_SHDN pin is discharged. Upon coming out of undervoltage lockout, an internal current source starts charging the capacitor to initiate the softstart cycle. Use the following equation to calculate total soft-start time:

$$t_{startup} = 0.45 \frac{ms}{nF} \times C_{ss}$$

where CSS is the soft-start capacitor as shown in Figure 5.

Operation begins when VSS_<u>SHDN</u> ramps above 0.6V. When soft-start has completed, V_{SS} _<u>SHDN</u> is regulated to 2.4V, the internal voltage reference. Pull VSS_<u>SHDN</u> below 0.25V to disable the controller.

Undervoltage lockout shuts down the controller when V_{CC} is less than 6.6V. The regulators for V+ and the reference remain on during shutdown.






Figure 4. MAX5942A/MAX5942B PWM Controller Functional Diagram






Figure 5. Forward Converter

Current-Sense Comparator

The current-sense (CS) comparator and its associated logic limit the peak current through the MOSFET. Current is sensed at CS as a voltage across a sense resistor between the source of the MOSFET and GND. To reduce switching noise, connect CS to the external MOSFET source through a 100Ω resistor or an RC low-pass filter (Figures 5, 6). Select the current-sense resistor, RSENSE according to the following equation:

$$R_{SENSE} = 0.465 V / I_{LIMPrimary}$$

where $\ensuremath{\mathsf{I}_{\mathsf{LIMPrimary}}}$ is the maximum peak primary-side current.

When $V_{CS} > 465 \text{mV}$, the power MOSFET switches off. The propagation delay from the time the switch current reaches the trip level to the driver turn-off time is 180ns.

Internal Error Amplifier

The MAX5942A/MAX5942B include an internal error amplifier that can be used to regulate the output voltage in the case of a nonisolated power supply (see

Figure 5). Calculate the output voltage using the following equation:

$$V_{OUT} = \left(1 + \frac{R_1}{R_2}\right) \times V_{REF}$$

where $V_{REF} = 2.4V$.

Choose R1//R2 << R_{IN}, where R_{IN} \cong 50k Ω is the input resistance of FB. The gain of the error amplifier is internally configured for -20 (see Figure 4).

The error amplifier may also be used to regulate the output of the tertiary winding for implementing a primaryside regulated isolated power supply (see Figure 7). Calculate the output voltage using the following equation:

$$V_{OUT} = \frac{N_S}{N_T} \left(1 + \frac{R_1}{R_2} \right) \times V_{REF}$$

where $N_{\mbox{S}}$ is the number of secondary turns and $N_{\mbox{T}}$ is the number of tertiary winding turns.






Figure 6. Flyback Converter




Figure 7. Flyback Converter



PWM Comparator and Slope Compensation

An internal 275kHz oscillator determines the switching frequency of the controller. At the beginning of each cycle, NDRV switches the N-channel MOSFET on. NDRV switches the external MOSFET off after the maximum duty cycle has been reached, regardless of the feedback.

The MAX5942B uses an internal ramp generator for slope compensation. The internal ramp signal is reset at the beginning of each cycle and slews at 26mV/µs.

The PWM comparator uses the instantaneous current, the error voltage, the internal reference, and the slope compensation (MAX5942A only) to determine when to switch the N-channel MOSFET off. In normal operation, the N-channel MOSFET turns off when:

IPRIMARY × RSENSE > VEA - VREF - VSCOMP

where IPRIMARY is the current through the N-channel MOSFET, VREF is the 2.4V internal reference, VEA is the output voltage of the internal amplifier, and V_{SCOMP} is a ramp function starting at zero and slewing at 26mV/µs (MAX5942A only). When using the MAX5942A in a forward-converter configuration, the following condition must be met to avoid control-loop subharmonic oscillations:

 $\frac{N_S}{N_P} \times \frac{k \times R_{SENSE} \times V_{OUT}}{L} = 26 \text{mV/}\mu\text{s}$

where k = 0.75 to 1, and N_S and N_P are the number of turns on the secondary and primary side of the transformer, respectively. L is the output filter inductor. This makes the output inductor current downslope as referenced across R_{SENSE} equal to the slope compensation. The controller responds to transients within one cycle when this condition is met.

N-Channel MOSFET Gate Driver

NDRV drives an N-channel MOSFET. NDRV sources and sinks large transient currents to charge and discharge the MOSFET gate. To support such switching transients, bypass V_{CC} with a ceramic capacitor. The average current as a result of switching the MOSFET is the product of the total gate charge and the operating frequency. It is this current plus the DC quiescent current that determines the total operating current.

Applications Information

Design Example

The following is a general procedure for designing a forward converter using the MAX5942B:

- 1) Determine the requirements.
- 2) Set the output voltage.
- 3) Calculate the transformer primary to secondary winding turns ratio.
- 4) Calculate the reset to primary winding turns ratio.
- 5) Calculate the tertiary to primary winding turns ratio.
- 6) Calculate the current-sense resistor value.
- 7) Calculate the output inductor value.
- 8) Select the output capacitor.
- The circuit in Figure 5 was designed as follows:
- 1) 30V \leq VIN \leq 67V, VOUT = 5V, IOUT = 10A, VRIPPLE \leq 50mV. Turn-on threshold is set at 38.6V.
- 2) To set the output voltage, calculate the values of resistors R1 and R2 according to the following equation:

$$V_{OUT} = V_{REF} \left[1 + \frac{R1}{R2} \right]$$

R1//R2 << 50k Ω
V_{REF} = V_{SS_SHDN} = 2.4V

where V_{REF} is the reference voltage of the shunt regulator, and R_1 and R_2 are the resistors shown in Figures 5 and 6.

3) The turns ratio of the transformer is calculated based on the minimum input voltage and the lower limit of the maximum duty cycle for the MAX5942B (44%). To enable the use of MOSFETs with drain-source breakdown voltages of less than 200V, use the MAX5942B with the 50% maximum duty cycle. Calculate the turns ratio according to the following equation:

$$\frac{N_{S}}{N_{P}} \ge \frac{V_{OUT} + (V_{D1} \times D_{MAX})}{D_{MAX} \times V_{IN} MIN}$$

where:

 N_S/N_P = Turns ratio (N_S is the number of secondary turns and N_P is the number of primary turns).



VOUT = Output voltage (5V).

 V_{D1} = Voltage drop across D1 (typically 0.5V for power Schottky diodes).

 D_{MAX} = Minimum value of maximum operating duty cycle (44%).

VIN_MIN = Minimum input voltage (30V).

In this example:

$$\frac{N_{S}}{N_{P}} \ge \frac{5V + (0.5V \times 0.44)}{0.44 \times 30V} = 0.395$$

Choose N_P based on core losses and DC resistance. Use the turns ratio to calculate N_S, rounding up to the nearest integer. In this example, N_P = 14 and N_S = 6.

For a forward converter, choose a transformer with a magnetizing inductance in the neighborhood of 200µH. Energy stored in the magnetizing inductance of a forward converter is not delivered to the load and must be returned back to the input; this is accomplished with the reset winding.

The transformer primary to secondary leakage inductance should be less than 1 μ H. Note that all leakage energy is dissipated across the MOSFET. Snubber circuits may be used to direct some or all of the leakage energy to be dissipated across a resistor.

To calculate the minimum duty cycle (D_{MIN}), use the following equation:

$$D_{MIN} = \frac{V_{OUT}}{\left[V_{IN}MAX} \times \frac{N_S}{N_P}\right] - V_{D1}}$$

where VIN MAX is the maximum input voltage (67V).

4) The reset winding turns ratio (NR/NP) needs to be low enough to guarantee that the entire energy in the transformer is returned to V+ within the off cycle at the maximum duty cycle. Use the following equation to determine the reset winding turns ratio:

$$N_{R} \leq N_{P} \times \frac{1 - D_{MAX}'}{D_{MAX}'}$$

where:

 N_R/N_P = Reset winding turns ratio.

D_{MAX}' = Maximum value of maximum duty cycle:

$$N_{\rm R} \le 14 \times \frac{1 - 0.5}{0.5} = 14$$

Round N_R to the nearest smallest integer.

The turns ratio of the reset winding (N_R/N_P) determines the peak voltage across the N-channel MOSFET.

Use the following equation to determine the maximum drain-source voltage across the N-channel MOSFET:

$$V_{\text{DSMAX}} \ge V_{\text{IN}_{\text{MAX}}} \times \left(1 + \frac{N_{\text{P}}}{N_{\text{R}}}\right)$$

V_{DSMAX} = Maximum MOSFET drain-source voltage. V_{IN MAX} = Maximum input voltage:

$$V_{\text{DSMAX}} \ge 67V \times \left(1 + \frac{14}{14}\right) = 134V$$

Choose MOSFETs with appropriate avalanche power ratings to absorb any leakage energy.

5) Choose the tertiary winding turns ratio (N_T/N_P) so that the minimum input voltage provides the minimum operating voltage at V_{DD} (13V). Use the following equation to calculate the tertiary winding turns ratio:

$$\label{eq:log_definition} \begin{split} & \frac{V_{DDMIN} + 0.7}{V_{IN_MIN}} \times N_P \leq N_T \leq \\ & \frac{V_{DDMAX} + 0.7}{V_{IN_MAX}} \times N_P \end{split}$$

where:

VDDMIN is the minimum VDD supply voltage (13V). VDDMAX is the maximum VDD supply voltage (30V). VIN MIN is the minimum input supply voltage (30V).

 V_{IN_MAX} is the maximum input supply voltage (67V in this design example).

NP is the number of turns of the primary winding. NT is the number of turns of the tertiary winding:

$$\frac{13.7}{30} \times 14 \le N_T \le \frac{36.7}{67} \times 14$$
$$6.39 \le N_T \le 7.67$$

Choose $N_T = 7$.

Table 3. Component Suppliers

COMPONENT	SUPPLIERS	WEBSITE
	International Rectifier	www.irf.com
Power FETS	Fairchild	www.fairchildsemi.com
	Vishay-Siliconix	www.vishay.com/brands/siliconix/main.html
Current Canas Desistans	Dale-Vishay	www.vishay.com/brands/dale/main.html
Current-Sense Resistors	IRC	www.irctt.com/pages/index.cfm
	ON Semi	www.onsemi.com
Diodes	General Semiconductor	www.gensemi.com
	Central Semiconductor	www.centralsemi.com
	Sanyo	www.sanyo.com
Capacitors	Taiyo Yuden	www.t-yuden.com
	AVX	www.avxcorp.com
	Coiltronics	www.cooperet.com
Magnetics	Coilcraft	www.coilcraft.com
	Pulse Engineering	www.pulseeng.com

6) Choose RSENSE according to the following equation:

$$R_{SENSE} \le \frac{V_{ILIM}}{\frac{N_S}{N_P} \times 1.2 \times I_{OUTMAX}}$$

where:

 V_{ILIM} is the current-sense comparator trip threshold voltage (0.465V).

NS/NP is the secondary-side turns ratio (5/14 in this example).

IOUTMAX is the maximum DC output current (10A in this example):

$$R_{SENSE} \le \frac{0.465V}{\frac{6}{14} \times 1.2 \times 10} = 90.4m\Omega$$

 Choose the inductor value so that the peak ripple current (LIR) in the inductor is between 10% and 20% of the maximum output current:

$$L \ge \frac{(V_{OUT} + V_D) \times (1 - D_{MIN})}{2 \times LIR \times 275 \text{kHz} \times I_{OUTMAX}}$$

where V_D is the output Schottky diode forward-voltage drop (0.5V) and LIR is the ratio of inductor ripple current to DC output current:

$$L \ge \frac{(5.5) \times (1-0.198)}{0.4 \times 275 \text{kHz} \times 10\text{A}} = 4.01 \mu\text{H}$$

8) The size and ESR of the output filter capacitor determine the output ripple. Choose a capacitor with a low ESR to yield the required ripple voltage.

Use the following equations to calculate the peak-topeak output ripple:

$$V_{\text{RIPPLE}} = \sqrt{V_{\text{RIPPLE,ESR}}^2 + V_{\text{RIPPLE,C}}^2}$$

where:

VRIPPLE is the combined RMS output ripple due to VRIPPLE,ESR, the ESR ripple, and VRIPPLE,C, the capacitive ripple. Calculate the ESR ripple and capacitive ripple as follows:

VRIPPLE,ESR = IRIPPLE X ESR VRIPPLE.C = IRIPPLE/(2 x π x 275kHz x COUT)

Layout Recommendations

All connections carrying pulsed currents must be very short, be as wide as possible, and have a ground plane as a return path. The inductance of these connections must be kept to a minimum due to the high di/dt of the currents in high-frequency switching power converters.

Current loops must be analyzed in any layout proposed, and the internal area kept to a minimum to reduce radiated EMI. Ground planes must be kept as intact as possible.

M/IXI/M




Figure 8. PD with Power-Over-Ethernet (Power is Provided by Either the Signal Pairs or the Spare Pairs)





Figure 9. Power-Supply Circuit 1 Enabling PWM Controller of a Second Power Circuit

_Typical Operating Circuit




_Chip Information

TRANSISTOR COUNT: 4232 PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

MAX5942A/MAX5942B

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products.

Printed USA