



ARM Cortex™-M0

32-BIT MICROCONTROLLER

NuMicro™ Family

Mini51 Series Product Brief

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com



CONTENTS

| | | |
|-------|--|----|
| 1 | GENERAL DESCRIPTION | 4 |
| 2 | FEATURES | 5 |
| 3 | PARTS INFORMATION LIST AND PIN CONFIGURATION | 8 |
| 3.1 | NuMicro Mini51™ Series Product Selection Guide | 8 |
| 3.2 | PIN CONFIGURATION | 9 |
| 3.2.1 | LQFP 48-pin | 9 |
| 3.2.2 | QFN 33-pin | 10 |
| 4 | BLOCK DIAGRAM | 11 |
| 4.1 | NuMicro Mini51™ Block Diagram | 11 |
| 5 | APPLICATION CIRCUIT | 12 |
| 6 | ELECTRICAL CHARACTERISTICS | 13 |
| 6.1 | Absolute Maximum Ratings | 13 |
| 6.2 | DC Electrical Characteristics | 14 |
| 6.3 | AC Electrical Characteristics | 19 |
| 6.3.1 | External Input Clock | 19 |
| 6.3.2 | External 4 ~ 24 MHz XTAL Oscillator | 19 |
| 6.3.3 | Typical Crystal Application Circuit | 19 |
| 6.3.4 | External 32.768 KHz XTAL Oscillator | 20 |
| 6.3.5 | Internal 22.1184 MHz RC Oscillator | 20 |
| 6.3.6 | Internal 10 KHz RC Oscillator | 20 |
| 6.4 | Analog Characteristics | 21 |
| 6.4.1 | Brown-Out Reset (BOD) | 21 |
| 6.4.2 | Low Voltage Reset (LVR) | 21 |
| 6.4.3 | Analog Comparator | 21 |
| 6.4.4 | Analog Comparator Reference Voltage (CRV) | 22 |
| 6.4.5 | 10-bit ADC | 22 |
| 6.4.6 | Flash Memory Characteristics | 23 |
| 7 | PACKAGE DIMENSION | 24 |
| 7.1 | 48-pin LQFP | 24 |
| 7.2 | 33-pin QFN (4mm x 4mm) | 25 |
| 7.3 | 33-pin QFN (5mm x 5mm) | 26 |
| 8 | REVISION HISTORY | 27 |



List of Figures

| | |
|--|----|
| Figure 3.1-1 NuMicro Mini51™ Series Product Selection Guide..... | 8 |
| Figure 3.2-1 NuMicro Mini51™ Series LQFP 48-pin Assignment | 9 |
| Figure 3.2-2 NuMicro Mini51™ Series QFN 33-pin Assignment..... | 10 |
| Figure 4.1-1 NuMicro Mini51™ Series Block Diagram | 11 |
| Figure 8.3-1 Typical Crystal Application Circuit | 20 |

1 GENERAL DESCRIPTION

The NuMicro Mini51™ series 32-bit microcontroller is embedded with an ARM® Cortex™-M0 core for industrial controls and applications which require high performance, high integration, and low cost. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance at a cost equivalent to the traditional 8-bit microcontroller.

The NuMicro Mini51™ series can run up to 24 MHz, and thus can afford to support a variety of industrial controls and applications requiring high CPU performance. The NuMicro Mini51™ series provides 4K/8K/16K-byte embedded program flash, size configurable data flash (shared with program flash), 2K-byte flash for the ISP, and 2K-byte embedded SRAM.

A number of system-level peripheral functions, such as I/O Port, Timer, UART, SPI, I²C, PWM, ADC, Watchdog Timer, and low voltage detector, have been incorporated in the NuMicro Mini51™ series to reduce component count, board space, and system cost. These useful functions make the NuMicro Mini51™ series powerful for a wide range of applications.

Additionally, the NuMicro Mini51™ series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, allowing user to update program memory without removing a chip from an actual end product.

2 FEATURES

- Core
 - ◆ ARM® Cortex™-M0 core running up to 24 MHz
 - ◆ One 24-bit system timer
 - ◆ Supports low power Idle mode
 - ◆ A single-cycle 32-bit hardware multiplier
 - ◆ NVIC for 32 interrupt inputs, each with 4-level priority
 - ◆ Supports Serial Wire Debug (SWD) with 2 watchpoints/4 breakpoints
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
 - ◆ 4KB/8KB/16KB flash memory for program memory (APROM)
 - ◆ Configurable flash memory for data memory (Data Flash)
 - ◆ 2KB flash memory for loader (LDROM)
 - ◆ 2KB SRAM for internal scratch-pad RAM (SRAM)
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- Clock Control
 - ◆ Programmable system clock source
 - Switch clock sources on-the-fly
 - ◆ 4 ~ 24 MHz crystal oscillator (HXT)
 - ◆ 32.768K crystal oscillator (LXT) for idle wake-up and system operation clock
 - ◆ 22.1184 MHz internal oscillator (HIRC) (1% accuracy at 25⁰C, 5V)
 - Dynamically calibrating the HIRC OSC to 22.0 MHz ±1% from -40⁰C to 85⁰C by external 32.768K crystal oscillator (LXT)
 - ◆ 10 KHz internal low-power oscillator (LIRC) for watchdog and idle wake-up
- I/O Port
 - ◆ Up to 30 GPIO (General Purpose I/O) pins for LQFP-48 package
 - ◆ Software-configured I/O type
 - Quasi-bidirectional input/output
 - Push-pull output
 - Open-drain output
 - Input-only (high impedance)
 - ◆ Optional Schmitt trigger input
- Timer
 - ◆ Two 24-bit Timers with 8-bit prescaler
 - Supports Event Counter mode
 - Supports Toggle Output mode

- Supports external trigger in Pulse Width Measurement mode
 - ◆ Supports external trigger in Pulse Width Capture mode
- Watchdog Timer
 - ◆ Programmable clock source and time-out period
 - ◆ Supports wake-up function in Power-down mode and Idle mode
 - ◆ Interrupt or reset selectable when time-out happens
- PWM
 - ◆ Up to three built-in 16-bit PWM generators with six PWM outputs or three complementary paired PWM outputs
 - ◆ Supports edge alignment or center alignment
 - ◆ Supports fault detection
 - ◆ Individual clock source, clock divider, 8-bit prescaler and dead-zone generator for each PWM generator
 - ◆ PWM interrupt synchronized to PWM period
- UART (Universal Asynchronous Receiver/Transmitters)
 - ◆ One UART device
 - ◆ Buffered receiver and transmitter with 16-byte FIFO
 - ◆ Optional flow control function (CTS_n and RTS_n)
 - ◆ Supports IrDA (SIR) function
 - ◆ Programmable baud-rate generator up to 1/16 system clock
 - ◆ Supports RS-485 function
- SPI (Serial Peripheral Interface)
 - ◆ One SPI device
 - ◆ Masters up to 12 MHz, and Slaves up to 4 MHz
 - ◆ Supports SPI Master/Slave mode
 - ◆ Full duplex synchronous serial data transfer
 - ◆ Variable length of transfer data from 1 to 32 bits
 - ◆ MSB or LSB first data transfer
 - ◆ Rx and Tx on both rising or falling edge of serial clock independently
 - ◆ Byte Suspend mode in 32-bit transmission
- I²C
 - ◆ Supports Master/Slave mode
 - ◆ Bi-directional data transfer between masters and slaves
 - ◆ Multi-master bus (no central master)
 - ◆ Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - ◆ Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus

- ◆ Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
- ◆ Programmable clocks allowing for versatile rate control
- ◆ Supports multiple address recognition (4 slave addresses with mask option)
- ADC (Analog-to-Digital Converter)
 - ◆ 10-bit SAR ADC with 150K SPS
 - ◆ Up to 8-ch single-end input and one internal input from band-gap
 - ◆ Conversion started by software or external pin
- Analog Comparator
 - ◆ Two analog comparators with programmable 16-level internal voltage reference
 - ◆ Built-in CRV (comparator reference voltage)
- BOD (Brown-Out Detection) Reset
 - ◆ Three programmable threshold levels: 3.8V/2.7V/2.0V (default as 2.0V)
 - ◆ Optional BOD interrupt or reset
- 96-bit unique ID
- Operating Temperature: -40°C~85°C
- Packages:
 - ◆ Green package (RoHS)
 - ◆ LQFP 48-pin (7x7), QFN 33-pin (5x5), QFN 33-pin (4x4)



3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro Mini51™ Series Product Selection Guide

| Part Number | APROM | RAM | Data Flash | ISP Loader ROM | I/O | Timer | Connectivity | | | Comp. | PWM | ADC | ISP ICP | IRC 22.1184 MHz | Package |
|-------------|-------|------|--------------|----------------|----------|----------|--------------|-----|------------------|-------|-----|----------|---------|-----------------|------------|
| | | | | | | | UART | SPI | I ² C | | | | | | |
| MINI51LAN | 4 KB | 2 KB | Configurable | 2 KB | up to 30 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | LQFP48 |
| MINI51ZAN | 4 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(5x5) |
| MINI51TAN | 4 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(4x4) |
| MINI52LAN | 8 KB | 2 KB | Configurable | 2 KB | up to 30 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | LQFP48 |
| MINI52ZAN | 8 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(5x5) |
| MINI52TAN | 8 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(4x4) |
| MINI54LAN | 16 KB | 2 KB | Configurable | 2 KB | up to 30 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | LQFP48 |
| MINI54ZAN | 16 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(5x5) |
| MINI54TAN | 16 KB | 2 KB | Configurable | 2 KB | up to 29 | 2x32-bit | 1 | 1 | 1 | 2 | 6 | 8x10-bit | v | v | QFN33(4x4) |

Figure 3.1-1 NuMicro Mini51™ Series Product Selection Guide



3.2 PIN CONFIGURATION

3.2.1 LQFP 48-pin




Figure 3.2-1 NuMicro Mini51™ Series LQFP 48-pin Assignment

3.2.2 QFN 33-pin




Figure 3.2-2 NuMicro Mini51™ Series QFN 33-pin Assignment



4 BLOCK DIAGRAM

4.1 NuMicro Mini51™ Block Diagram





Figure 4.1-1 NuMicro Mini51™ Series Block Diagram

5 APPLICATION CIRCUIT





6 ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Ratings

| SYMBOL | PARAMETER | Min | MAX | UNIT |
|---|-----------------|--------------|--------------|------|
| DC power supply | $V_{DD}-V_{SS}$ | -0.3 | +7.0 | V |
| Input voltage | V_{IN} | $V_{SS}-0.3$ | $V_{DD}+0.3$ | V |
| Oscillator frequency | $1/t_{CLCL}$ | 4 | 24 | MHz |
| Operating temperature | T_A | -40 | +85 | °C |
| Storage temperature | T_{ST} | -55 | +150 | °C |
| Maximum current into VDD | | - | 120 | mA |
| Maximum current out of VSS | | | 120 | mA |
| Maximum current sunk by a I/O pin | | | 35 | mA |
| Maximum current sourced by a I/O pin | | | 35 | mA |
| Maximum current sunk by total I/O pins | | | 100 | mA |
| Maximum current sourced by total I/O pins | | | 100 | mA |

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



6.2 DC Electrical Characteristics

(VDD-VSS = 5.0 V, TA = 25°C, FOSC = 24 MHz unless otherwise specified.)

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|--|-------------------------------------|---------------|------|-----------------|------|---|
| | | Min. | TYP. | Max. | Unit | |
| Operation voltage | V _{DD} | 2.5 | | 5.5 | V | V _{DD} = 2.5 V ~ 5.5 V up to 24 MHz |
| V _{DD} rise rate to ensure internal operation correctly | V _{RISE} | 0.05 | | | V/mS | |
| Power ground | V _{SS} AV _{SS} | -0.3 | | | V | |
| LDO output voltage | V _{LDO} | -10% | 1.8 | +10% | V | V _{DD} = 2.5V ~ 5.5V |
| Analog operating voltage | AV _{DD} | 0 | | V _{DD} | V | |
| Operating current Normal run mode at 24 MHz | I _{DD1} | | 9.5 | | mA | V _{DD} = 5.5V at 24 MHz, all IP Enabled |
| | I _{DD2} | | 7.5 | | mA | V _{DD} = 5.5V at 24 MHz, all IP Disabled |
| | I _{DD3} | | 7.5 | | mA | V _{DD} = 3.3V at 24 MHz, all IP Enabled |
| | I _{DD4} | | 6 | | mA | V _{DD} = 3.3V at 24 MHz, all IP Disabled |
| Operating current Normal run mode at 12 MHz | I _{DD5} | | 5.5 | | mA | V _{DD} = 5.5V at 12 MHz, all IP Enabled |
| | I _{DD6} | | 4.5 | | mA | V _{DD} = 5.5V at 12 MHz, all IP Disabled |
| | I _{DD7} | | 4 | | mA | V _{DD} = 3.3V at 12 MHz, all IP Enabled |
| | I _{DD8} | | 3 | | mA | V _{DD} = 3.3V at 12 MHz, all IP Disabled |
| Operating current Normal run mode at 4 MHz | I _{DD9} | | 3.6 | | mA | V _{DD} = 5.5V at 4 MHz, all IP Enabled |
| | I _{DD10} | | 3.3 | | mA | V _{DD} = 5.5V at 4 MHz, all IP Disabled |
| | I _{DD11} | | 1.7 | | mA | V _{DD} = 3.3V at 4 MHz, all IP Enabled |
| | I _{DD12} | | 1.4 | | mA | V _{DD} = 3.3V at 4 MHz, all IP Disabled |
| Operating current Normal run mode at 22.1184 MHz IRC | I _{DD13} | | 6.6 | | mA | V _{DD} = 5.5V at 22.1184 MHz, all IP Enabled |
| | I _{DD14} | | 5 | | mA | V _{DD} = 5.5V at 22.1184 MHz, all IP Disabled |
| | I _{DD15} | | 6.6 | | mA | V _{DD} = 3.3V at 22.1184 MHz, all IP Enabled |
| | I _{DD16} | | 5 | | mA | V _{DD} = 3.3V at 22.1184 MHz, all IP Disabled |



| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|---|---------------------|---------------|------|------|------|---|
| | | Min. | TYP. | Max. | Unit | |
| Operating current Normal run mode at 32.768 KHz crystal oscillator | I _{DD17} | | 116 | | μA | V _{DD} = 5.5V at 32.768 KHz, all IP Enabled |
| | I _{DD18} | | 113 | | μA | V _{DD} = 5.5V at 32.768 KHz, all IP Disabled |
| | I _{DD19} | | 112 | | μA | V _{DD} = 3.3V at 32.768 KHz, all IP Enabled |
| | I _{DD20} | | 100 | | μA | V _{DD} = 3.3V at 32.768 KHz, all IP Disabled |
| Operating current Normal run mode at 10 KHz IRC | I _{DD21} | | 109 | | μA | V _{DD} = 5.5V at 10 KHz, all IP Enabled |
| | I _{DD22} | | 108 | | μA | V _{DD} = 5.5V at 10 KHz, all IP Disabled |
| | I _{DD23} | | 100 | | μA | V _{DD} = 3.3V at 10 KHz, all IP Enabled |
| | I _{DD24} | | 98 | | μA | V _{DD} = 3.3V at 10 KHz, all IP Disabled |
| Operating current Idle mode at 24 MHz | I _{IDLE1} | | 5.5 | | mA | V _{DD} = 5.5V at 24 MHz, all IP Enabled |
| | I _{IDLE2} | | 3.5 | | mA | V _{DD} = 5.5V at 24 MHz, all IP Disabled |
| | I _{IDLE3} | | 3.8 | | mA | V _{DD} = 3.3V at 24 MHz, all IP Enabled |
| | I _{IDLE4} | | 1.8 | | mA | V _{DD} = 3.3V at 24 MHz, all IP Disabled |
| Operating current Idle mode at 12 MHz | I _{IDLE5} | | 3.3 | | mA | V _{DD} = 5.5V at 12 MHz, all IP Enabled |
| | I _{IDLE6} | | 2.6 | | mA | V _{DD} = 5.5V at 12 MHz, all IP Disabled |
| | I _{IDLE7} | | 2 | | mA | V _{DD} = 3.3V at 12 MHz, all IP Enabled |
| | I _{IDLE8} | | 1 | | mA | V _{DD} = 3.3V at 12 MHz, all IP Disabled |
| Operating current Idle mode at 4 MHz | I _{IDLE9} | | 3 | | mA | V _{DD} = 5.5V at 4 MHz, all IP Enabled |
| | I _{IDLE10} | | 2.3 | | mA | V _{DD} = 5.5V at 4 MHz, all IP Disabled |
| | I _{IDLE11} | | 1 | | mA | V _{DD} = 3.3V at 4 MHz, all IP Enabled |
| | I _{IDLE12} | | 0.7 | | mA | V _{DD} = 3.3V at 4 MHz, all IP Disabled |
| Operating current Idle mode at 22.1184 MHz IRC | I _{IDLE13} | | 3.0 | | mA | V _{DD} = 5.5V at 22.1184 MHz, all IP Enabled |
| | I _{IDLE14} | | 1.2 | | mA | V _{DD} = 5.5V at 22.1184 MHz, all IP Disabled |
| | I _{IDLE15} | | 3.0 | | mA | V _{DD} = 3.3V at 22.1184 MHz, all IP Enabled |



| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|---|--------------------------------|---------------|------|------|------|---|
| | | Min. | TYP. | Max. | Unit | |
| | I _{IDLE16} | | 1.2 | | mA | V _{DD} = 3.3V at 22.1184 MHz, all IP Disabled |
| Operating current Idle mode at 32.768 KHz crystal oscillator | I _{IDLE17} | | 110 | | μA | V _{DD} = 5.5V at 32.768 KHz, all IP Enabled |
| | I _{IDLE18} | | 107 | | μA | V _{DD} = 5.5V at 32.768 KHz, all IP Disabled |
| | I _{IDLE19} | | 105 | | μA | V _{DD} = 3.3V at 32.768 KHz, all IP Enabled |
| | I _{IDLE20} | | 102 | | μA | V _{DD} = 3.3V at 32.768 KHz, all IP Disabled |
| Operating current Idle mode at 10 KHz IRC | I _{IDLE21} | | 103 | | μA | V _{DD} = 5.5V at 10 KHz, all IP Enabled |
| | I _{IDLE22} | | 102 | | μA | V _{DD} = 5.5V at 10 KHz, all IP Disabled |
| | I _{IDLE23} | | 96 | | μA | V _{DD} = 3.3V at 10 KHz, all IP Enabled |
| | I _{IDLE24} | | 95 | | μA | V _{DD} = 3.3V at 10 KHz, all IP Disabled |
| Standby current Power-down mode | I _{PWD1} | | 10 | | μA | V _{DD} = 5.0V, CPU STOP All IP and Clock OFF |
| | I _{PWD2} | | 5 | | μA | V _{DD} = 3.3V, CPU STOP All IP and Clock OFF |
| Standby current Power-down mode with 32.768 KHz crystal enabled | I _{PWD3} | | 12 | | μA | V _{DD} = 5.0V, CPU STOP All IP and Clock OFF except 32.768KHz crystal oscillator |
| | I _{PWD4} | | 7 | | μA | V _{DD} = 3.3V, CPU STOP All IP and Clock OFF except 32.768KHz crystal oscillator |
| Input current P0~P5 (Quasi-bidirectional mode) | I _{IN1} | | -50 | -60 | μA | V _{DD} = 5.5 V, V _{IN} = 0 V or V _{IN} = V _{DD} |
| Input current at /RESET ^[1] | I _{IN2} | -55 | -45 | -30 | μA | V _{DD} = 3.3 V, V _{IN} = 0.45 V |
| Input leakage current PA, PB, PC, PD, PE | I _{LK} | -0.1 | - | +0.1 | μA | V _{DD} = 5.5 V, 0 < V _{IN} < V _{DD} |
| Logic 1 to 0 transition current PA~PE (Quasi-bidirectional mode) | I _{TL} ^[3] | -650 | - | -200 | μA | V _{DD} = 5.5 V, V _{IN} < 2.0 V |
| Input low voltage | V _{IL1} | -0.3 | - | 0.8 | V | V _{DD} = 4.5 V |



| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|--|-------------------|------------------------|------------------------|----------------------|------|--|
| | | Min. | TYP. | Max. | Unit | |
| P0~P5 (TTL input) | | -0.3 | - | 0.6 | | V _{DD} = 2.5 V |
| Input high voltage P0~P5 (TTL input) | V _{IH1} | 2.0 | - | V _{DD} +0.2 | V | V _{DD} = 5.5V |
| | | 1.5 | - | V _{DD} +0.2 | | V _{DD} = 3.0V |
| Input low voltage P0~P5, (Schmitt input) | V _{IL2} | | 0.4 V _{DD} | | V | |
| Input high voltage P0~P5, (Schmitt input) | V _{IH2} | | 0.6 V _{DD} | | V | |
| Hysteresis voltage of P0~P5 (Schmitt input) | V _{HY} | | 0.2 V _{DD} | | V | |
| Input low voltage XTAL1 ^[*2] | V _{IL3} | 0 | - | 0.8 | V | V _{DD} = 4.5V |
| | | 0 | - | 0.4 | | V _{DD} = 3.0V |
| Input high voltage XTAL1 ^[*2] | V _{IH3} | 3.5 | - | V _{DD} +0.2 | V | V _{DD} = 5.5V |
| | | 2.4 | - | V _{DD} +0.2 | | V _{DD} = 3.0V |
| Internal /RESET pin pull-up resistor | R _{RST} | 40 | - | 100 | KΩ | |
| Negative going threshold (Schmitt input), /RESET | V _{ILS} | -0.5 | - | 0.3 V _{DD} | V | |
| Positive going threshold (Schmitt input), /RESET | V _{IHS} | 0.6 V _{DD} | - | V _{DD} +0.5 | V | |
| Source current P0~P5. (Quasi-bidirectional mode) | I _{SR11} | -300 | -370 | -450 | μA | V _{DD} = 4.5V, V _S = 2.4V |
| | I _{SR12} | -50 | -70 | -90 | μA | V _{DD} = 2.7V, V _S = 2.2V |
| | I _{SR12} | -40 | -60 | -80 | μA | V _{DD} = 2.5V, V _S = 2.0V |
| Source current P0~P5, (Push-pull mode) | I _{SR21} | -20 | -24 | -28 | mA | V _{DD} = 4.5V, V _S = 2.4V |
| | I _{SR22} | -4 | -6 | -8 | mA | V _{DD} = 2.7V, V _S = 2.2V |
| | I _{SR22} | -3 | -5 | -7 | mA | V _{DD} = 2.5V, V _S = 2.0V |
| Sink current P0~P5, (Quasi-bidirectional and Push-pull mode) | I _{SK1} | 10 | 16 | 20 | mA | V _{DD} = 4.5V, V _S = 0.45V |
| | I _{SK1} | 7 | 10 | 13 | mA | V _{DD} = 2.7V, V _S = 0.45V |
| | I _{SK1} | 6 | 9 | 12 | mA | V _{DD} = 2.5V, V _S = 0.45V |

Notes:

- 1. /RESET pin is a Schmitt trigger input.



2. Crystal Input is a CMOS input.
3. Pins of P0~P5 can source a transition current when they are being externally driven from 1 to 0. In the condition of $V_{DD}=5.5V$, the transition current reaches its maximum value when V_{IN} approximates to 2V.

6.3 AC Electrical Characteristics

6.3.1 External Input Clock

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|-----------------|------------|---------------|------|------|------|-----------------|
| | | Min. | TYP. | Max. | Unit | |
| Clock high time | t_{CHCX} | 20 | | | nS | |
| Clock low time | t_{CLCX} | 20 | | | nS | |
| Clock rise time | t_{CLCH} | | | 10 | nS | |
| Clock fall time | t_{CHCL} | | | 10 | nS | |

The diagram shows a square wave signal. The rise time is labeled t_{CLCH} and the fall time is t_{CHCL} . The high pulse width is t_{CLCH} and the low pulse width is t_{CLCX} . The total period is t_{CLCL} .

Note: Duty cycle is 50%.

6.3.2 External 4 ~ 24 MHz XTAL Oscillator

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|----------------------|-------------|---------------|------|------|------|---------------------------|
| | | Min. | TYP. | Max. | Unit | |
| Oscillator frequency | f_{HXTAL} | 4 | 12 | 24 | MHz | $V_{DD} = 2.5V \sim 5.5V$ |
| Temperature | T_{HXTAL} | -40 | | +85 | °C | |
| Operating current | I_{HXTAL} | | TBD | | mA | $V_{DD} = 5.0V$ |

6.3.3 Typical Crystal Application Circuit




Figure 6.3-1 Typical Crystal Application Circuit

6.3.4 External 32.768 KHz XTAL Oscillator

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|----------------------|--------------------|---------------|--------|------|------|-------------------------------|
| | | Min. | TYP. | Max. | Unit | |
| Oscillator frequency | f _{LXTAL} | | 32.768 | | KHz | V _{DD} = 2.5V ~ 5.5V |
| Temperature | T _{LXTAL} | -40 | | +85 | °C | |
| Operating current | I _{HXTAL} | | TBD | | μA | V _{DD} = 5.0V |

6.3.5 Internal 22.1184 MHz RC Oscillator

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|-------------------------------|------------------|---------------|---------|-------|------|--|
| | | Min. | TYP. | Max. | Unit | |
| Supply voltage ^[1] | V _{HRC} | | 1.8 | | V | |
| Center frequency | F _{HRC} | 21.89 | 22.1184 | 22.34 | MHz | 25°C, V _{DD} = 5V |
| | | 20.57 | 22.1184 | 23.23 | MHz | -40°C~+85°C, V _{DD} = 2.5V~5.5V |
| | | 21.78 | 22.0 | 22.22 | MHz | -40°C~+85°C, V _{DD} = 2.5V~5.5V 32.768K crystal oscillator Enabled and TRIM_SEL = 1 |
| Operating current | I _{HRC} | | TBD | | mA | |

Note: Internal operation voltage comes from LDO.

6.3.6 Internal 10 KHz RC Oscillator

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|-------------------------------|------------------|---------------|------|------|------|---|
| | | Min. | TYP. | Max. | Unit | |
| Supply voltage ^[1] | V _{LRC} | | 1.8 | | V | |
| Center frequency | F _{LRC} | 7 | 10 | 13 | KHz | 25°C, V _{DD} = 5V |
| | | 5 | 10 | 15 | KHz | -40°C = ~+85°C, V _{DD} = 2.5V~5.5V |
| Operating current | I _{LRC} | | TBD | | μA | V _{DD} = 5V |

Note: Internal operation voltage comes from LDO.



6.4 Analog Characteristics

($V_{DD}-V_{SS} = 5.0V$, $T_A = 25^{\circ}C$, $FOSC = 24\text{ MHz}$ unless otherwise specified.)

6.4.1 Brown-Out Reset (BOD)

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|-----------------------|-------------|---------------|------|------|---------|--|
| | | Min. | TYP. | Max. | Unit | |
| Operating voltage | V_{BOD} | 2.0 | | 5.5 | V | |
| Operating current | I_{BOD} | | 5 | 15 | μA | $V_{DD} = 5V$ BOD27 and BOD38 Enabled |
| BOD38 detection level | V_{B38dt} | 3.6 | 3.8 | 4.0 | V | $25^{\circ}C$ |
| BOD27 detection level | V_{B27dt} | 2.6 | 2.7 | 2.8 | V | $25^{\circ}C$ |

6.4.2 Low Voltage Reset (LVR)

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|--------------------|-----------|---------------|------|------|---------|----------------------------------|
| | | Min. | TYP. | Max. | Unit | |
| Operating voltage | V_{BOD} | 2.0 | | 5.5 | V | |
| Operating current | I_{BOD} | | 1 | 2 | μA | |
| Detection level | V_{LVR} | | 2.0 | | V | $25^{\circ}C$ |
| LVR always enabled | | 1.6 | 2.0 | 2.4 | V | $-40^{\circ}C \sim +85^{\circ}C$ |

6.4.3 Analog Comparator

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|--------------------------------------|--------------|---------------|----------|--------------|---------|--|
| | | Min. | TYP. | Max. | Unit | |
| Operating voltage | V_{BOD} | 2.5 | 3.3 | 5.5 | V | |
| Operating current | I_{CMP} | | 40 | 80 | μA | |
| Input offset voltage | V_{OFFSET} | | 10 | 20 | mV | |
| Output swing voltage | V_{swin} | 0.2 | | $V_{DD}-0.2$ | V | |
| Input common mode range (V_{CM}) | V_{CM} | 0.1 | | $V_{DD}-0.1$ | V | |
| DC gain | G_{DC} | | 70 | | dB | |
| Propagation delay | T_{PDLY} | | 200 | | ns | $V_{CM} = 1.2V$ The difference voltage in CPPx and CPNx is 0.1V |
| Hysteresis | V_{HYS} | | ± 10 | | mV | One bit control W/O and W. hysteresis @ $V_{CM} = 0.2V \sim V_{DD}-0.2V$ |



NUMICRO™ MINI51 SERIES PRODUCT BRIEF

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|-------------|-------------------|---------------|------|------|------|-----------------------------|
| | | Min. | TYP. | Max. | Unit | |
| Stable time | T _{STBL} | | | 2 | μS | CPPx = 1.3V and CPNX = 1.2V |

6.4.4 Analog Comparator Reference Voltage (CRV)

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|--------------------------------------|-------------------|---------------|---------------------|------|------|---|
| | | Min. | TYP. | Max. | Unit | |
| Operating voltage | V _{BOD} | 2.5 | | 5.5 | V | |
| CRV step size | V _{STEP} | | V _{DD} /24 | | V | V _{DD} = 5V, BOD27 and BOD38 Enabled |
| CRV output voltage absolute accuracy | A _{CRV} | -5 | | +5 | % | |
| Unit resistor value | R _{CRV} | | 2K | | ohm | |

6.4.5 10-bit ADC


| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|------------------------------------|---------------------|---------------|------------------|------------------|-------|---|
| | | Min. | TYP. | Max. | Unit | |
| Operating voltage | A _{VDD} | 2.7 | | 5.5 | V | A _{VDD} = V _{DD} |
| Operating current | I _{ADC} | | | 1 | mA | A _{VDD} = V _{DD} = 5V, F _{SPS} = 150K |
| Resolution | R _{ADC} | | | 10 | bit | |
| Reference voltage | V _{REF} | | A _{VDD} | | V | V _{REF} connected to A _{VDD} in chip |
| ADC input voltage | V _{IN} | 0 | | V _{REF} | V | |
| Conversion time | T _{CONV} | 6.7 | | | μS | |
| Sampling rate | F _{SPS} | 150K | | | Hz | V _{DD} = 5V, ADC clock = 6MHz Free running conversion |
| Integral non-linearity error (INL) | INL | | | ±1 | LSB | |
| Differential non-linearity (DNL) | DNL | | | ±1 | LSB | |
| Gain error | E _G | | | ±2 | LSB | |
| Offset error | E _{OFFSET} | | | 3 | LSB | |
| Absolute error | E _{ABS} | | | 4 | LSB | |
| ADC clock frequency | F _{ADC} | 5K | | 6M | Hz | V _{DD} = 5V |
| Clock cycle | AD _{CYC} | 38 | | | Cycle | |
| Bang-gap voltage | V _{BG} | 1.27 | 1.35 | 1.44 | V | -40°C ~ +85°C |

6.4.6 Flash Memory Characteristics

| PARAMETER | Sym. | Specification | | | | TEST CONDITIONS |
|---|--------------------|---------------|------|------|---------|-------------------------------|
| | | Min. | TYP. | Max. | Unit | |
| Cycling (erase/write) Program memory | N _{CYC} | 100 | | | K cycle | |
| Data retention | T _{RET} | 10 | | | years | T _A = +85°C |
| Erase time of ISP mode | T _{ERASE} | 2.3 | 2.5 | 2.7 | mS | Erase time for one page |
| Program time of ISP mode | T _{PROG} | 57 | 62 | 67 | μS | Programming time for one word |
| Program current | I _{PROG} | | 3.3 | | mA | V _{DD} = 5.5V |


7 PACKAGE DIMENSION

7.1 48-pin LQFP





7.2 33-pin QFN (4mm x 4mm)




NUMICRO™ MINI51 SERIES PRODUCT BRIEF



7.3 33-pin QFN (5mm x 5mm)

NUMICRO™ MINI51 SERIES PRODUCT BRIEF





8 REVISION HISTORY

| Date | Revision | Changes |
|--------------|----------|---|
| Sep 6, 2011 | 1.00 | Initial release |
| Oct 20, 2011 | 1.01 | <ol style="list-style-type: none"> 1. Change electrical characteristics of comparator, 22MHZ RC oscillator, ADC and band-gap. 2. Add electrical characteristics of Flash memory 3. Change maximum SPI frequency as 12MHz 4. Fix some typos. |
| Dec 1, 2011 | 1.02 | <ol style="list-style-type: none"> 1. Fix electrical characteristics of 22MHZ RC oscillator 2. Modify 33-pin QFN 5mmx5mm package outline specification. 3. Fix some typos. |
| Feb 9, 2012 | 1.03 | <ol style="list-style-type: none"> 1. Added the VDD rise rate specification. 2. Revised the minimum ADC clock frequency specification. 3. Revised the minimum and maximum specification of band-gap voltage. |

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, “Insecure Usage”.

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer’s risk, and in the event that third parties lay claims to Nuvoton as a result of customer’s Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*