1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM

Description

The CAV25010/20/40 are 1-Kb/2-Kb/4-Kb Serial CMOS EEPROM devices internally organized as 128x8/256x8/512x8 bits. They feature a 16-byte page write buffer and support the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (\overline{CS}) input. In addition, the required bus signals are a clock input (SCK), data input (SI) and data output (SO) lines. The HOLD input may be used to pause any serial communication with the CAV25010/20/40 device. These devices feature software and hardware write protection, including partial as well as full array protection.

Features

- Automotive Temperature Grade 1 (-40°C to +125°C)
- 10 MHz SPI Compatible
- 2.5 V to 5.5 V Supply Voltage Range
- SPI Modes (0,0) & (1,1)
- 16-byte Page Write Buffer
- Self-timed Write Cycle
- Hardware and Software Protection
- Block Write Protection
 - Protect 1/4, 1/2 or Entire EEPROM Array
- Low Power CMOS Technology
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Extended Temperature Range
- SOIC and TSSOP 8-Lead Packages
- These Devices are Pb–Free, Halogen Free/BFR Free, and RoHS Compliant




Figure 1. Functional Symbol




ON Semiconductor®

http://onsemi.com



PIN CONFIGURATION



For the location of Pin 1, please consult the corresponding package drawing.

PIN FUNCTION

Pin Name	Function	
CS	Chip Select	
SO	Serial Data Output	
WP	Write Protect	
V _{SS}	Ground	
SI	Serial Data Input	
SCK	Serial Clock	
HOLD	Hold Transmission Input	
V _{CC}	Power Supply	

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

MARKING DIAGRAMS




Table 1. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Operating Temperature	–45 to +130	°C
Storage Temperature	−65 to +150	°C
Voltage on any Pin with Respect to Ground (Note 1)	–0.5 to V _{CC} + 0.5	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RELIABILITY CHARACTERISTICS (Note 2)

Symbol	Parameter	Min	Units
N _{END} (Note 3)	Endurance	1,000,000	Program / Erase Cycles
T _{DR}	Data Retention	100	Years

Table 3. D.C. OPERATING CHARACTERISTICS (V_{CC} = 2.5 V to 5.5 V, T_A = -40°C to +125°C, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Max	Units
I _{CCR}	Supply Current (Read Mode)	Read, V_{CC} = 5.5 V, 10 MHz, SO open		2	mA
ICCW	Supply Current (Write Mode)	Write, V_{CC} = 5.5 V, 10 MHz, SO open		2	mA
I _{SB1}	Standby Current	$V_{IN} = GND \text{ or } V_{CC}, \overline{CS} = V_{CC},$ $\overline{WP} = V_{CC}, V_{CC} = 5.5 \text{ V}$		2	μΑ
I _{SB2}	Standby Current	$V_{IN} = GND \text{ or } V_{CC}, \overline{CS} = V_{CC},$ $\overline{WP} = GND, V_{CC} = 5.5 \text{ V}$		5	μΑ
١L	Input Leakage Current	$V_{IN} = GND \text{ or } V_{CC}$	-2	2	μΑ
I _{LO}	Output Leakage Current		-1	2	μΑ
V _{IL}	Input Low Voltage		-0.5	0.3 V _{CC}	V
VIH	Input High Voltage		0.7 V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 3.0 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.6 mA	V _{CC} – 0.8 V		V

Table 4. PIN CAPACITANCE (Note 2) (T_A = 25°C, f = 1.0 MHz, V_{CC} = +5.0 V)

Symbol	Test	Conditions	Min	Тур	Max	Units
C _{OUT}	Output Capacitance (SO)	V _{OUT} = 0 V			8	pF
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)	V _{IN} = 0 V			8	pF

1. The DC input voltage on any pin should not be lower than -0.5 V or higher than $V_{CC} + 0.5$ V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than $V_{CC} + 1.5$ V, for periods of less than 20 ns.

2. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

3. Page Mode, V_{CC} = 5 V, 25°C.

		V _{CC} = 2.5	5 V – 5.5 V	
Symbol	Parameter	Min	Max	Units
f _{SCK}	Clock Frequency	DC	10	MHz
t _{SU}	Data Setup Time	10		ns
t _H	Data Hold Time	10		ns
t _{WH}	SCK High Time	40		ns
t _{WL}	SCK Low Time	40		ns
t _{LZ}	HOLD to Output Low Z		25	ns
t _{RI} (Note 5)	Input Rise Time		2	μs
t _{FI} (Note 5)	Input Fall Time		2	μs
t _{HD}	HOLD Setup Time	0		ns
t _{CD}	HOLD Hold Time	10		ns
t _V	Output Valid from Clock Low		35	ns
t _{HO}	Output Hold Time	0		ns
t _{DIS}	Output Disable Time		20	ns
t _{HZ}	HOLD to Output High Z		25	ns
t _{CS}	CS High Time	40		ns
t _{CSS}	CS Setup Time	30		ns
t _{CSH}	CS Hold Time	30		ns
t _{CNS}	CS Inactive Setup Time	20		ns
t _{CNH}	CS Inactive Hold Time	20		ns
t _{WPS}	WP Setup Time	10		ns
t _{WPH}	WP Hold Time	10		ns
t _{WC} (Note 6)	Write Cycle Time		5	ms

Table 5. A.C. CHARACTERISTICS ($T_A = -40^{\circ}C$ to $+125^{\circ}C$) (Note 4)

4. AC Test Conditions:

4. AC lest Conditions: Input Pulse Voltages: 0.3 V_{CC} to 0.7 V_{CC} Input rise and fall times: ≤ 10 ns Input and output reference voltages: 0.5 V_{CC} Output load: current source I_{OL max}/I_{OH max}; C_L = 30 pF
5. This parameter is tested initially and after a design or process change that affects the parameter.

6. t_{WC} is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.

Table 6. POWER-UP TIMING (Notes 7, 8)

Symbol	Parameter		Max	Units
t _{PUR}	Power-up to Read Operation		1	ms
t _{PUW}	Power-up to Write Operation	0.1	1	ms

7. This parameter is tested initially and after a design or process change that affects the parameter.

8. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable at the operating voltage until the specified operation can be initiated.

Pin Description

SI: The serial data input pin accepts op-codes, addresses and data. In SPI modes (0,0) and (1,1) input data is latched on the rising edge of the SCK clock input.

SO: The serial data output pin is used to transfer data out of the device. In SPI modes (0,0) and (1,1) data is shifted out on the falling edge of the SCK clock.

SCK: The serial clock input pin accepts the clock provided by the host and used for synchronizing communication between host and CAV25010/20/40.

 $\overline{\text{CS}}$: The chip select input pin is used to enable/disable the CAV25010/20/40. When $\overline{\text{CS}}$ is high, the SO output is tri-stated (high impedance) and the device is in Standby Mode (unless an internal write operation is in progress). *Every communication session between host and CAV25010/20/40 must be preceded by a high to low transition and concluded with a low to high transition of the* $\overline{\text{CS}}$ input.

 \overline{WP} : The write protect input pin will allow all write operations to the device when held high. When \overline{WP} pin is tied low all write operations are inhibited.

HOLD: The HOLD input pin is used to pause transmission between host and CAV25010/20/40, without having to retransmit the entire sequence at a later time. To pause, HOLD must be taken low and to resume it must be taken back high, with the SCK input low during both transitions. When not used for pausing, the HOLD input should be tied to V_{CC} , either directly or through a resistor.

Functional Description

The CAV25010/20/40 devices support the Serial Peripheral Interface (SPI) bus protocol, modes (0,0) and (1,1). The device contains an 8-bit instruction register. The instruction set and associated op-codes are listed in Table 7.

Reading data stored in the CAV25010/20/40 is accomplished by simply providing the READ command and an address. Writing to the CAV25010/20/40, in addition to a WRITE command, address and data, also requires enabling the device for writing by first setting certain bits in a Status Register, as will be explained later.

After a high to low transition on the \overline{CS} input pin, the CAV25010/20/40 will accept any one of the six instruction op-codes listed in Table 7 and will ignore all other possible 8-bit combinations. The communication protocol follows the timing from Figure 2.

Instruction	Opcode	Operation			
WREN	0000 0110	Enable Write Operations			
WRDI	0000 0100	Disable Write Operations			
RDSR	0000 0101	Read Status Register			
WRSR	0000 0001	Write Status Register			
READ	0000 X011	Read Data from Memory			
WRITE	0000 X010	Write Data to Memory			

Table 7. INSTRUCTION SET (Note 9)

9. X = 0 for CAV25010, CAV25020. X = A8 for CAV25040




Figure 2. Synchronous Data Timing

Status Register

The Status Register, as shown in Table 8, contains a number of status and control bits.

The $\overline{\text{RDY}}$ (Ready) bit indicates whether the device is busy with a write operation. This bit is automatically set to 1 during an internal write cycle, and reset to 0 when the device is ready to accept commands. For the host, this bit is read only.

The WEL (Write Enable Latch) bit is set/reset by the WREN/WRDI commands. When set to 1, the device is in a

Write Enable state and when set to 0, the device is in a Write Disable state.

The BP0 and BP1 (Block Protect) bits determine which blocks are currently write protected. They are set by the user with the WRSR command and are non-volatile. The user is allowed to protect a quarter, one half or the entire memory, by setting these bits according to Table 9. The protected blocks then become read-only.

Table 8. STATUS REGISTER

7	6	5	4	3	2	1	0
1	1	1	1	BP1	BP0	WEL	RDY

Table 9. BLOCK PROTECTION BITS

Status R	egister Bits		
BP1	BP0	Array Address Protected	Protection
0	0	None	No Protection
0	1	CAV25010: 060-07F, CAV25020: 0C0-0FF, CAV25040: 180-1FF	Quarter Array Protection
1	0	CAV25010: 040-07F, CAV25020: 080-0FF, CAV25040: 100-1FF	Half Array Protection
1	1	CAV25010: 000-07F, CAV25020: 000-0FF, CAV25040: 000-1FF	Full Array Protection

WRITE OPERATIONS


The CAV25010/20/40 device powers up into a write disable state. The device contains a Write Enable Latch (WEL) which must be set before attempting to write to the memory array or to the status register. In addition, the address of the memory location(s) to be written must be outside the protected area, as defined by BP0 and BP1 bits from the status register.

Write Enable and Write Disable

The internal Write Enable Latch and the corresponding Status Register WEL bit are set by sending the WREN

instruction to the CAV25010/20/40. Care must be taken to take the \overline{CS} input high after the WREN instruction, as otherwise the Write Enable Latch will not be properly set. WREN timing is illustrated in Figure 3. The WREN instruction must be sent prior to any WRITE or WRSR instruction.

The internal write enable latch is reset by sending the WRDI instruction as shown in Figure 4. Disabling write operations by resetting the WEL bit, will protect the device against inadvertent writes.



Byte Write

Once the WEL bit is set, the user may execute a write sequence, by sending a WRITE instruction, a 8-bit address and data as shown in Figure 5. For the CAV25040, bit 3 of the write instruction opcode contains A8 address bit. Internal programming will start after the low to high $\overline{\text{CS}}$ transition. During an internal write cycle, all commands, except for RDSR (Read Status Register) will be ignored. The $\overline{\text{RDY}}$ bit will indicate if the internal write cycle is in progress ($\overline{\text{RDY}}$ high), or the device is ready to accept commands ($\overline{\text{RDY}}$ low).

Page Write

After sending the first data byte to the CAV25010/20/40, the host may continue sending data, up to a total of 16 bytes, according to timing shown in Figure 6. After each data byte, the lower order address bits are automatically incremented, while the higher order address bits (page address) remain unchanged. If during this process the end of page is exceeded, then loading will "roll over" to the first byte in the page, thus possibly overwriting previously loaded data. Following completion of the write cycle, the CAV25010/20/40 is automatically returned to the write disable state.




Figure 6. Page WRITE Timing

Write Status Register

The Status Register is written by sending a WRSR instruction according to timing shown in Figure 7. Only bits 2 and 3 can be written using the WRSR command.

Write Protection

When \overline{WP} input is low all write operations to the memory array and Status Register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write operation. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the Status Register or memory array. The \overline{WP} input timing is shown in Figure 8.




Figure 8. WP Timing

READ OPERATIONS

Read from Memory Array

To read from memory, the host sends a READ instruction followed by a 8-bit address (for the CAV25040, bit 3 of the read instruction opcode contains A8 address bit).

After receiving the last address bit, the CAV25010/20/40 will respond by shifting out data on the SO pin (as shown in Figure 9). Sequentially stored data can be read out by simply continuing to run the clock. The internal address pointer is automatically incremented to the next higher address as data is shifted out. After reaching the highest memory address, the address counter "rolls over" to the lowest memory address, and the read cycle can be continued indefinitely. The read operation is terminated by taking \overline{CS} high.

Read Status Register

To read the status register, the host simply sends a RDSR command. After receiving the last bit of the command, the CAV25010/20/40 will shift out the contents of the status register on the SO pin (Figure 10). The status register may be read at any time, including during an internal write cycle.

While the internal write cycle is in progress, the RDSR command will output the full content of the status register. For easy detection of the internal write cycle completion, both during writing to the memory array and to the status register, we recommend sampling the RDY bit only through the polling routine. After detecting the RDY bit "0", the next RDSR instruction will always output the expected content of the status register.




Figure 10. RDSR Timing

Hold Operation

The $\overline{\text{HOLD}}$ input can be used to pause communication between host and CAV25010/20/40. To pause, $\overline{\text{HOLD}}$ must be taken low while SCK is low (Figure 11). During the hold condition the device must remain selected ($\overline{\text{CS}}$ low). During the pause, the data output pin (SO) is tri-stated (high impedance) and SI transitions are ignored. To resume communication, $\overline{\text{HOLD}}$ must be taken high while SCK is low.

Design Considerations

The CAV25010/20/40 devices incorporate Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when

 V_{CC} drops below the POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

The CAV25010/20/40 device powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued prior to any writes to the device.

After power up, the \overline{CS} pin must be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write, the device goes into a write disable mode. The \overline{CS} input must be set high after the proper number of clock cycles to start the internal write cycle. Access to the memory array during an internal write cycle is ignored and programming is continued. Any invalid op-code will be ignored and the serial output pin (SO) will remain in the high impedance state.





Figure 11. HOLD Timing


PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD-01 ISSUE O



SYMBOL	MIN	NOM	MAX
А	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
с	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW




SIDE VIEW


Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.









PACKAGE DIMENSIONS

TSSOP8, 4.4x3 CASE 948AL-01 ISSUE O




SYMBOL	MIN	NOM	MAX
А			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
с	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.40	6.50
E1	4.30	4.40	4.50
е		0.65 BSC	
L		1.00 REF	
L1	0.50	0.60	0.75
θ	0°		8°

TOP VIEW



SIDE VIEW



END VIEW

Notes:

All dimensions are in millimeters. Angles in degrees.
Complies with JEDEC MO-153.

ORDERING INFORMATION

Device Order Number	Specific Device Marking (Note 10)	Package Type	Temperature Range	Lead Finish	Shipping
CAV25010VE-G	25010E	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tube, 100 Units / Tube
CAV25010VE-GT3	25010E	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV25010YE-G	S01E	TSSOP-8	–40°C to +125°C	NiPdAu	Tube, 100 Units / Tube
CAV25010YE-GT3	S01E	TSSOP-8	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV25020VE-GT3	25020E	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV25020YE-GT3	S02E	TSSOP-8	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV25040VE-G	25040E	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tube, 100 Units / Tube
CAV25040VE-GT3	25040E	SOIC-8, JEDEC	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel
CAV25040YE-GT3	S04E	TSSOP-8	–40°C to +125°C	NiPdAu	Tape & Reel, 3,000 Units / Reel

10. Specific Device Marking shows the first row top package marking.

11. All packages are RoHS-compliant (Lead-free, Halogen-free).

12. The standard lead finish is NiPdAu.

13. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

14. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

15. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <u>www.onsemi.com</u>

ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and such apglication the application of personal injury or death associated with such unintended or unauthorized use personal and solut for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative