LC05111CMT


CMOS LSI

1-Cell Lithium-Ion Battery Protection IC with integrated Power MOS FET

Overview

The LC05111CMT is a protection IC for 1-cell lithium-ion secondary batteries with integrated power MOS FET. Also it integrates highly accurate detection circuits and detection delay circuits to prevent batteries from over-charging, over-discharging, over-current discharging and over-current charging.

A battery protection system can be made by only LC05111CMT and few external parts.



WDFN6 2.6x4.0, 0.65P, Dual Flag

Feature

•Charge-and-discharge power MOSFET are integrated at $Ta = 25^{\circ}C$, $V_{CC} = 4.5V$

ON resistance (total of charge and discharge) $11.2m\Omega$ (typ)

• Highly accurate detection voltage/current at $Ta = 25^{\circ}C$, $V_{CC} = 3.7V$

Over-charge detection $\pm 25 \text{mV}$	
Over-discharge detection	$\pm 50 mV$
Charge over-current detection	±0.7A
Discharge over-current detection	±0.7A

- Delay time for detection and release (fixed internally)
- Discharge/Charge over-current detection is compensated for temperature dependency of power FET
- : "Permission" • 0V battery charging • Auto wake-up function battery charging : "Permission" : 4.0V to 4.5V (5mV steps) Over charge detection voltage • Over charge release hysteresis : 0V to 0.3V (100mV steps) • Over discharge detection voltage : 2.2V to 2.7V (50mV steps) • Over discharge release hysteresis at Auto wake-up : 0V to 0.6V (200mV steps) : 0V to 0.075V (25mV steps) • Over discharge release hysteresis • Discharge over current detection : 2.0A to 8.0A (0.5A steps) • Charge over current detection : -8.0A to -2.0A (0.5A steps)

Typical Applications

• Lithium ion battery protection

ORDERING INFORMATION

See detailed ordering and shipping information on page 17 of this data sheet.



Specifications Absolute Maximum Ratings at Ta = 25°C


Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VCC	Between PAC+ and V _{CC} : R1=680 Ω	-0.3 to +12.0	V
S1 - S2 voltage	VS1-S2		24.0	V
CS terminal Input voltage	CS		V _{CC} -24.0	V
Charge or discharge current	BAT-, PAC-		10.0	А
TST Input voltage	TST		-0.3 to +7.0	V
Storage temperature	Tstg		-55 to +125	°C
Current between S1 and S2(DC)	ID	V _{CC} = 3.7V	10.0	А
Current between S1 and S2 (continuous pulse)	IDP	Pulse Width<10µs, duty cycle<1%	35	А
Operating ambient temperature	Topr		-40 to +85	°C
Allowable power dissipation	Pd	Glass epoxy four-layer board. Board size 27.4mm x 3.1mm x 0.8mm	450	mW
Junction temperature	Tj		125	°C

Caution 1) Absolute maximum ratings represent the values which cannot be exceeded even for a moment.

Caution 2) If you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Example of Application Circuit



Components	Recommended value	MAX	unit	Description
R1	680	1k	Ω	
R2	1k	2k	Ω	
C1	0.1μ	1.0μ	F	

* We don't guarantee the characteristics of the circuit shown above.

* TST pin would be better to be connected to VSS pin, though it is connected to VSS with internal resistor ($100k\Omega$ typ).

* Battery voltage drop occurs, a current of about 60uA flow period of 1.5V-1.3V.

Electrical Characteristics

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Detection voltage		•					
Over-charge detection voltage	Vov	R1=680Ω	25°C	Vov_set -25	Vov_set	Vov_set +25	mV
			-30 to 70°C	Vov_set -30	Vov_set	Vov_set +30	
Over-charge release voltage	Vovr	R1=680Ω	25°C	Vovr_set -40	Vovr_set	Vovr_set +40	mV
			-30 to 70°C	Vovr_set -70	Vovr_set	Vovr_set +70	
Over-discharge detection	Vuv	R1=680Ω	25°C	Vuv_set -50	Vuv_set	Vuv_set +50	mV
voltage			–30 to 70°C	Vuv_set -80	Vuv_set	Vuv_set +80	
Over-discharge release voltage	Vuvr	R1=680Ω CS=0V	25°C	Vuvr_set -100	Vuvr_set	Vuvr_set +100	mV
		00-01	-30 to 70°C	Vuvr_set -120	Vuvr_set	Vuvr_set +120	
Over-discharge release voltage2	Vuvr2	R1=680Ω CS=open	25°C	Vuvr2_set -100	Vuvr2_set	Vuvr2_set +100	mV
			-30 to 70°C	Vuvr2_set -120	Vuvr2_set	Vuvr2_set +120	
Discharge over-current detection current	loc	R2=1kΩ	25°C V _{CC} =3.7V	loc_set -0.7	loc_set	loc_set +0.7	A
			-30 to 70°C V _{CC} =2.6 to 4.3V	loc_set -1.2	loc_set	loc_set +1.2	
Discharge over-current	locr	R2=1kΩ	25°C V _{CC} =3.7V	(loc_set-0.7)	(loc_set)	(loc_set+0.7)	А
release current			-30 to 70°C V _{CC} =2.6 to 4.3V	(loc_set-1.2)	(loc_set)	oc_set+1.2)	
Discharge over-current detection current(Short circuit)	loc2	R2=1kΩ	25°C V _{CC} =3.7V	loc2_set*0.8	loc2_set	loc2_set*1.2	A
Charge over-current	loch	R2=1kΩ	25°C V _{CC} =3.7V	loch_set -0.7	loch_set	loch_set +0.7	A
detection current			-30 to 70°C V _{CC} =2.6 to 4.3V	loch_set -1.2	loch_set	loch_set +1.2	
Charge over-current	loobr	D2-1 kO	25°C V _{CC} =3.7V	loch_set -0.7	loch_set	loch_set +0.7	
release current	lochr	R2=1kΩ	-30 to 70°C V _{CC} =2.6 to 4.3V	loch_set -1.2	loch_set	loch_set +1.2	A
Input voltage							
Operating Voltage for 0V charging	Vchg	V _{CC} -CS V _{CC} -GND =0V	25°C			1.4	V
Current consumption							
Operating current	lcc	At normal state	25°C VCC=3.7V		3	6	μA
Stand-by current	lstb	At Stand-by state Auto wake-up =enable	25°C VCC=2.0V			0.95	μΑ

Continued on next page.

LC05111CMT


Continued from preceding page. Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit	
Resistance	Symbol			IVIIIN.		INIAA.	Unit	
ON resistance 1 of		V _{CC} =3.1V						
integrated power MOS FET	Ron1	I=±2.0A	25°C	10.4	13	18.2	mΩ	
ON resistance 2 of		V _{CC} =3.7V						
integrated power MOS FET	Ron2	I=±2.0A	25°C	9.6	12	15.6	mΩ	
ON resistance 3 of		VCC=4.0V						
integrated power MOS FET	Ron3	I=±2.0A	25°C	9.2	11.6	15	mΩ	
ON resistance 4 of		V _{CC} =4.5V						
integrated power MOS FET	Ron4	I=±2.0A	25°C	8.8	11.2	14	mΩ	
Internal resistance (V _{CC} -CS)	Rcsu	V _{CC} =Vuv _set CS=0V	25°C		300		kΩ	
Internal resistance (V _{SS} -CS)	Rcsd	V _{CC} =3.7V CS=0.1V	25°C		15		kΩ	
Detection and Release delay time	е							
Over-charge detection delay			25°C	0.8	1	1.2		
time	Tov		–30 to 70°C	0.6	1	1.5	sec	
	_		25°C	12.8	16	19.2		
Over-charge release delay time	Tovr		–30 to 70°C	9.6	16	24	ms	
Over-discharge detection delay	Tuv		25°C	16	20	24	+	
time			–30 to 70°C	12	20	30	ms	
Over-discharge release delay	_		25°C	0.9	1.1	1.3		
time	Tuvr		–30 to 70°C	0.6	1.1	1.5	ms	
Discharge over-current	Toc1	V _{CC} =3.7V	25°C	9.6	12	14.4	- ms	
detection delay time 1			–30 to 70°C	7.2	12	18	113	
Discharge over-current	Tocr1	V _{CC} =3.7V	25°C	3.2	4	4.8	ms	
release delay time 1	10011		–30 to 70°C	2.4	4	6	110	
Discharge over-current detection delay time 2 (Short	Toc2	V _{CC} =3.7V	25°C	280	400	560		
circuit)	1002	100 0	–30 to 70°C	180	400	800	μS	
Charge Over-current	Toob	V _{CC} =3.7V	25°C	12.8	16	19.2		
detection delay time	Toch	vcc-3.7V	–30 to 70°C	9.6	16	24	- ms	
Charge Over-current	Teeler		25°C	3.2	4	4.8		
release delay time	Tochr	V _{CC} =3.7V	–30 to 70°C	2.4	4	6	- ms	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

SELECTION GUIDE


	_									
Device	Vov(V)	Vovr(V)	Vuv(V)	Vuvr(V)	Vuvr2(V)	AWUP	loc(A)	loch(A)	loc2(A)	0Vcharge
LC05111C01MTTTG	4.425	4.225	2.500	2.500	2.900	enable	6.00	4.00	17.5	enable
LC05111C02MTTTG	4.280	4.180	2.700	2.700	2.900	enable	6.00	3.50	21.5	enable
LC05111C03MTTTG	4.425	4.225	2.600	2.600	3.000	enable	6.00	4.00	17.5	enable
LC05111C04MTTTG	4.375	4.175	2.400	2.400	2.800	enable	6.15	6.25	17.5	enable
LC05111C05MTTTG	4.425	4.225	2.300	2.300	2.700	enable	4.00	4.00	17.5	enable
LC05111C06MTTTG	4.425	4.225	2.400	2.400	2.800	enable	6.00	4.00	17.5	enable
LC05111C07MTTTG	4.425	4.225	2.500	2.520	2.900	enable	5.00	5.00	17.5	enable
LC05111C08MTTTG	4.430	4.430	2.400	2.450	2.800	enable	5.00	5.00	17.5	enable
LC05111C09MTTTG	4.400	4.200	2.400	2.400	3.000	enable	6.00	4.00	17.5	enable
LC05111C10MTTTG	4.280	4.080	2.600	2.600	3.000	enable	6.00	4.00	17.5	enable
LC05111C11MTTTG	4.310	4.110	2.500	2.500	2.900	enable	2.00	2.00	17.5	enable
LC05111C12MTTTG	4.450	4.450	2.600	2.600	3.000	enable	4.0	3.0	15.0	enable

Pdmax-Ta graph




Recommended board layout

Board schematic



Board size L=27.4mm W=3.1 mm H=0.8mm glass-epoxy 4 layers




Note

^① Please connect the VSS line to a pin of S1 directly.

 $\ensuremath{\mathbbmath{\mathbb O}}$ Please connect the resistance of R2 to a pin of S2 directly.

It can perform the detection of the overcurrent exactly by performing these.


It can get rid of influence of the wiring impedance caused by a severe electric current flowing through S1 and S2. Red line of schematic is very important line.




Package Dimensions

unit : mm

WDFN6 2.6x4.0, 0.65P, Dual Flag CASE 511BZ **ISSUE A**






*This information is generic. Please refer to device data sheet for actual part marking.

А

Y


RECOMMENDED **SOLDERING FOOTPRINT***



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pin Fu	Pin Functions							
Pin No.	Symbol	Pin Function	Description					
1	S2	Charger minus voltage input pin						
2	CS	Charger minus voltage input pin						
3	TST	Package trimming Termainal	Connected to GND by internal $100k\Omega$ resistor					
4	VSS	Negative power input						
5	VCC	VCC terminal						
6	S1	Negative power input						
7	Drain	Drain of FET	Exposed pad					
8	Sub	IC Sub (VSS)	Exposed pad					

Block Diagram



(1) Normal mode

• LC05111CMT controls charging and discharging by detecting cell voltage (VCC) and controls S2-S1 current. In case that cell voltage is between over-discharge detection voltage (Vuv) and over-charge detection voltage (Vov), and S2-S1 current is between charge over-current detection current (loch) and discharge over-current detection current (loc), internal power MOS FETs as CHG_SW, DCHG_SW are all turned ON.

This is the normal mode, and it is possible to be charged and discharged.

(2) Over-charging mode

• Internal power MOS FET as CHG_SW will be turned off if cell voltage will get equal to or higher than over-charge detection voltage (Vov) over the delay time of over-charging (Tov). This is the over-charging detection mode.

- The recovery from over-charging will be made after the following three conditions are all satisfied. a. Charger is removed from IC.
- b. Cell voltage will get lower than over-charge release voltage (Vovr) over the delay time of over-charging release (Tovr) due to discharging through load.

Consequently, internal power MOS FET as CHG_SW will be turned on and normal mode will be resumed.

• In over-charging mode, discharging over-current detection is made only when CS pin will get higher than discharging over-current detection current 2(loc2), because discharge current flows through parasitic diode of CHG_SW FET.

If CS pin voltage will get higher than discharging over-current detection current 2 (loc2) over the delay time of discharging over-current 2 (Toc2), discharging will be shut off, because internal power FETs as DCHG_SW is turned off.(short-circuit detection mode)

After detecting short-circuit, CS pin will be pulled down to Vss by internal resistor Rcsd.

The recovery from short circuit detection in over-charging mode will be made after the following two conditions are satisfied.

a. Load is removed from IC.

b. CS pin voltage will get equal to or lower than discharging over-current detection current 2 (loc2) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG_SW will be turned on, and over-charging detection mode will be resumed.

(3) Over-discharging mode

• If cell voltage will get lower than over-discharge detection voltage (Vuv) over the delay time of over-discharging (Tuv), discharging will be shut off, because internal power FETs as DCHG_SW is turned off.

This is the over-discharging mode.

After detecting over-discharging, CS pin will be pulled up to Vcc by internal resistor Rcsu and the bias of internal circuits will be shut off. (Stand-by mode)

In stand-by mode, operating current is suppressed under 0.95uA (max).

• The recovery from stand-by mode will be made by internal circuits biased after the following two conditions are satisfied.

a. Charger is connected.

- b. VCC level rise more than Over-discharge release voltage2(Vuvr2) without charger.(Auto wake-up function)
- If CS pin voltage will get lower than charger detecting voltage (Vchg) by connecting charger under the condition that cell voltage is lower than over-discharge detection voltage, internal power MOS FET as DCHG_SW is turned on and power dissipation in power MOS FETs is suppressed.

*In case that charging current is low enough, ripple current will be appeared at S2 terminal when CS pin voltage is near by the threshold of charger detecting voltage (Vchg).

It is caused that the two modes, charger detected and charger not detected (charging through parasitic diodes of DCHG_SW, is alternately appeared.

Continue into next page

Continued from previous page

- •By continuing to be charged, if cell voltage will get higher than over-discharge detection voltage (Vuvr) over the delay time of over-discharging (Tuvr), internal power MOS FETs as DCHG_SW is turned on and normal mode will be resumed.
- In over-discharge detection mode, charging over-current detection does not operate. By continuing to be charged, charging over-current detection starts to operate after cell voltage goes up more than over-discharge release voltage (Vuvr).
- (4) Discharging over-current detection mode 1
 - Internal power MOS FET as DCHG_SW will be turned off and discharging current will be shut off if CS pin voltage will get equal to or higher than discharging over-current detection current (loc) over the delay time of discharging over-current (Toc1).

This is the discharging over-current detection mode 1.

In discharging over-current detection mode 1, CS pin will be pulled down to Vss with internal resistor Rcsd.

- The recovery from discharging over-current detection mode will be made after the following two conditions are satisfied.
 - a. Load is removed from IC.
 - b. CS pin voltage will get equal to or lower than discharging over-current release current (locr) over the delay time of discharging over-current release (Tocr1) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG_SW will be turned on, and normal mode will be resumed.

- (5) Discharging over-current detection mode 2 (short circuit detection)
 - Internal power MOS FET as DCHG_SW will be turned off and discharging current will be shut off if CS pin voltage will get equal to or higher than discharging over-current detection current2 (loc2) over the delay time of discharging over-current 2 (Toc2). This is the short circuit detection mode.
 - In short circuit detection mode, CS pin will be pulled down to Vss by internal resistor Rcsd.
 - The recovery from short circuit detection mode will be made after the following two conditions are satisfied. a. Load is removed from IC.
 - b. CS pin voltage will get equal to or lower than discharging over-current release current (locr) over the delay time of discharging over-current release (Tocr1) due to CS pin pulled down through Rcsd.

Consequently, internal power MOS FET as DCHG_SW will be turned on, and normal mode will be resumed.

- (6) Charging over-current detection mode
 - Internal power MOS FET as CHG_SW will be turned off and charging current will be shut off if CS pin voltage will get equal to or lower than charging over-current detection current (loch) over the delay time of charging over-current (Toch).

This is the charging over-current detection mode.

- The recovery from charging over-current detection mode will be made after the following two conditions is satisfied.
 - a. Charger is removed from IC and CS pin will get higher by load connected.
 - b. CS pin voltage will get equal to or higher than charging over-current release current (lochr) over the delay time of charging over-current release (Tocrh).

Consequently, internal power MOS FET as CHG_SW will be turned on, and normal mode will be resumed.

*Internal current flows out through CS and S2 terminals.

After charger is removed, it flows through parasitic diode of CHG_SW FET.

Therefore, CS pin voltage will go up more than charging over-current release current (lochr).

So CS pin voltage is not an indispensable condition for recovery from charging over-current detection.

Continue into next page

Continued from previous page

(7) Available Voltage for 0V charging

It is the function that the voltage of a connected battery can charge from the state that became 0V by self-discharge. The 0V battery charge start battery charger voltage (Vchg), it fix a gate of the charge system order FET to the VDD terminal voltage when it connect a battery charger of the above-mentioned voltage to PAC+ terminal between PAC- terminals.


Gate-source voltage of the charge control FET becomes equal to the turn-on voltage or more due to the charger voltage, the charging control FET.


To start charging row is turned on.

Discharge control FET is off at this time, the charge current flows through the internal parasitic diode in the discharging control FET. It is the normal state battery voltage becomes the overdischarge release voltage (Vuvr) or more.


Timing Chart


Over-charge detection/release, Over-discharge detection/release (connect charger)






Over-charge detection/release, Over-discharge detection/release (non connect charger)





Charge over-current detection



ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC05111C01MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C02MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C03MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C04MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C05MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C06MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C07MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C08MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C09MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C10MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C11MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel
LC05111C12MTTTG	WDFN6 2.6x4.0, 0.65P, Dual Flag (Pb-Free / Halogen Free)	4000 / Tape & Reel

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products harming and antibutors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC and applicable copyright laws and is not for resale in any manner.