300mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

The NCP130 is a 300 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage (VBIAS). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP130 features low I_O consumption. The XDFN6 1.2 mm x 1.2 mm package is optimized for use in space constrained applications.

Features

- Input Voltage Range: 0.8 V to 5.5 V
- Bias Voltage Range: 2.4 V to 5.5 V
- Fixed Output Voltage Device
- Output Voltage Range: 0.8 V to 2.1 V
- ±1.5% Accuracy over Temperature, 0.5% V_{OUT} @ 25°C
- Ultra-Low Dropout: 150 mV Maximum at 300 mA
- Very Low Bias Input Current of Typ. 80 µA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA
- Logic Level Enable Input for ON/OFF control
- Output Active Discharge Option available
- Stable with a 1 µF Ceramic Capacitor
- Available in XDFN6 1.2 mm x 1.2 mm x 0.4 mm package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematics



ON Semiconductor™

www.onsemi.com

MARKING DIAGRAM






XX = Specific Device Code Μ


= Date Code

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.



*Active output discharge function is present only in NCP130AMXyyyTCG devices. yyy denotes the particular output voltage option.

Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description				
1	OUT	Regulated Output Voltage pin				
2	N/C	Not internally connected				
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.				
4	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.				
5	GND	Ground pin				
6	IN	Input Voltage Supply pin				
Pad		Should be soldered to the ground plane for increased thermal performance.				

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Input Voltage (Note 1)	V _{IN}	–0.3 to 6	V	
Output Voltage	V _{OUT}	-0.3 to (V _{IN} +0.3) ≤ 6	V	
Chip Enable and Bias Input	$V_{\text{EN}}, V_{\text{BIAS}}$	–0.3 to 6	V	
Output Short Circuit Duration	tsc	unlimited	S	
Maximum Junction Temperature	TJ	150	°C	
Storage Temperature	T _{STG}	-55 to 150	°C	
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	2000	V	
ESD Capability, Machine Model (Note 2)	ESD _{MM}	200	V	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods: ESD Human Body Model tested per EIA/JESD22–A114

ESD Human Body Model tested per EIA/JESD22-A ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN6 1.2 mm x 1.2 mm Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	170	°C/W

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \le T_J \le 85^{\circ}C$; $V_{BIAS} = 2.7 \text{ V or } (V_{OUT} + 1.6 \text{ V})$, whichever is greater, $V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $V_{EN} = 1 \text{ V}$, unless otherwise noted. $C_{IN} = 1 \mu F$, $C_{BIAS} = 0.1 \mu F$, $C_{OUT} = 1 \mu F$ (effective capacitance) (Note 3). Typical values are at $T_J = +25^{\circ}C$. Min/Max values are for $-40^{\circ}C \le T_J \le 85^{\circ}C$ unless otherwise noted. (Note 4)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V _{IN}	V _{OUT} +V _{DO}		5.5	V
Operating Bias Voltage Range		V _{BIAS}	(V _{OUT} +1.35) ≥2.4		5.5	V
Undervoltage Lock-out	V _{BIAS} Rising Hysteresis	UVLO		1.6 0.2		V
Output Voltage Accuracy	$-40^\circ C \leq T_J \leq 85^\circ C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \leq 5.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + 1.6 \ V), \ whichever \ is greater < V_{BIAS} < 5.5 \ V, \ 1 \ mA < I_{OUT} < 300 \ mA$	V _{OUT}	-1.5		+1.5	%
Output Voltage Accuracy		V _{OUT}		±0.5		%
VIN Line Regulation	$V_{OUT(NOM)}$ + 0.3 V \leq V _{IN} \leq 5.0 V	Line _{Reg}		0.01		%/V
V _{BIAS} Line Regulation	2.7 V or (V _{OUT(NOM)} + 1.6 V), whichever is greater < V _{BIAS <} 5.5 V	Line _{Reg}		0.01		%/V
Load Regulation	I _{OUT} = 1 mA to 300 mA	Load _{Reg}		1.5		mV
VIN Dropout Voltage	I _{OUT} = 300 mA (Note 5)	V _{DO}		75	150	mV
V _{BIAS} Dropout Voltage	I_{OUT} = 300 mA, V_{IN} = V_{BIAS} (Note 5)	V _{DO}		1.1	1.4	V
Output Current Limit	V _{OUT} = 90% V _{OUT(NOM)}	I _{CL}	400	550	850	mA
Bias Pin Operating Current	V _{BIAS} = 2.7 V	I _{BIAS}		80	110	μΑ
Bias Pin Disable Current	$V_{EN} \le 0.4 V$	I _{BIAS(DIS)}		0.5	1	μΑ
Vinput Pin Disable Current	$V_{EN} \le 0.4 V$	I _{VIN(DIS)}		0.5	1	μΑ
EN Pin Threshold	EN Input Voltage "H"	V _{EN(H)}	0.9			V
Voltage	EN Input Voltage "L"	V _{EN(L)}			0.4	
EN Pull Down Current	V _{EN} = 5.5 V	I _{EN}		0.3	1.0	μΑ
Turn–On Time	C_{OUT} = 1 µF, From assertion of V _{EN} to V _{OUT} = 98% V _{OUT(NOM)} , V _{OUT(NOM)} = 1.05 V	t _{ON}		150		μs
Power Supply Rejection Ratio	V_{IN} to V_{OUT} , f = 1 kHz, I_{OUT} = 300 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V _{IN})		65		dB
	V_{BIAS} to V_{OUT} , f = 1 kHz, I_{OUT} = 300 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V _{BIAS})		80		dB
Output Noise Voltage	$V_{IN} = V_{OUT} + 0.5 \text{ V}, V_{OUT(NOM)} = 1.05 \text{ V},$ f = 10 Hz to 100 kHz	V _N		40		μV_{RMS}
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		1
$\begin{array}{llllllllllllllllllllllllllllllllllll$		R _{DISCH}		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Effective capacitance, including the effect of DC bias, tolerance and temperature. See the Application Information section for more information.

4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at $T_A = 25^{\circ}C$. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

5. Dropout voltage is characterized when V_{OUT} falls 3% below V_{OUT(NOM)}.

APPLICATIONS INFORMATION






Figure 3. Typical Application: Low-Voltage Post-Regulator with ON/OFF functionality

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS

At T_J = +25°C, V_{IN} = V_{OUT(TYP)} + 0.3 V, V_{BIAS} = 2.7 V, V_{EN} = V_{BIAS}, V_{OUT(NOM)} = 1.05 V, I_{OUT} = 300 mA, C_{IN} = 1 μ F, C_{BIAS} = 0.1 μ F, and C_{OUT} = 1 μ F (effective capacitance), unless otherwise noted.




Figure 10. Current Limit vs. (V_{BIAS} – V_{OUT})

APPLICATIONS INFORMATION

The NCP130 dual–rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal controll circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike a PMOS topology devices, the output capacitor has reduced impact on loop stability. V_{IN} to V_{OUT} operating voltage difference can be very low compared with standard PMOS regulators in very low V_{IN} applications.

The NCP130 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis.

NCP130 is a Fixed Voltage linear regulator.

Dropout Voltage

Because of two power supply inputs V_{IN} and V_{BIAS} and one V_{OUT} regulator output, there are two Dropout voltages specified.

The first, the V_{IN} Dropout voltage is the voltage difference ($V_{IN} - V_{OUT}$) when V_{OUT} starts to decrease by percents specified in the Electrical Characteristics table. V_{BIAS} is high enough, specific value is published in the Electrical Characteristics table.

The second, V_{BIAS} dropout voltage is the voltage difference ($V_{BIAS} - V_{OUT}$) when V_{IN} and V_{BIAS} pins are joined together and V_{OUT} starts to decrease.

Input and Output Capacitors

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 1 μ F to 10 μ F. The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended $C_{IN} = 1 \ \mu F$ and $C_{BIAS} = 0.1 \ \mu F$ or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP130 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

Enable Operation

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to V_{IN} or V_{BIAS} .

Current Limitation

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

Thermal Protection

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated, the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.


ORDERING INFORMATION

Device	Nominal Output Voltage	Marking	Marking Rotation	Option	Package	Shipping [†]	
NCP130AMX080TCG	0.80 V	Q	180°				
NCP130AMX105TCG	1.05 V	R	180°				
NCP130AMX110TCG	1.10 V	Т	180°	180° 180° 180° Output Active Discharge 180° 180° 180° 0			
NCP130AMX115TCG	1.15 V	V	180°				
NCP130AMX120TCG	1.20 V	Y	180°				
NCP130AMX150TCG	1.50 V	2	180°			3000 / Tape & Reel	
NCP130AMX180TCG	1.80 V	3	180°		XDFN6		
NCP130AMX210TCG	2.10 V	4	180°				
NCP130BMX080TCG	0.80 V	Q	270°		(Pb-Free)	30007 Tape & Reel	
NCP130BMX105TCG	1.05 V	R	270°				
NCP130BMX110TCG	1.10 V	Т	270°				
NCP130BMX115TCG	1.15 V	V	270°	New Active Discharge			
NCP130BMX120TCG	1.20 V	Y	270°	Non–Active Discharge			
NCP130BMX150TCG	1.50 V	2	270°				
NCP130BMX180TCG	1.80 V	3	270°				
NCP130BMX210TCG	2.10 V	4	270°				

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


To order other package and voltage variants, please contact your ON sales representative

PACKAGE DIMENSIONS




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN ACTANUA ASTAN.

 1.5 AND 0.25mm FROM TERMINAL TIPS.
COPLANARITY APPLIES TO THE PAD AS WELL AS THE TERMINALS.



RECOMMENDED MOUNTING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reagonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized sequents, sciller correctle and reagarding the design or manufacture of the part. SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative