# **700MHZ**, Low Jitter, Crystal-to-3.3V LVPECL Frequency Synthesizer


# DATA SHEET

# **General Description**


The 84329B is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 250MHz to 700MHz. The VCO frequency is programmed in steps equal to the value of the crystal frequency divided by 16. The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by 1, 2, 4, and 8. Output frequency steps as small as 125kHz to 1MHz can be achieved using a 16MHz crystal depending on the output dividers.

# Features

- Fully integrated PLL, no external loop filter requirements
- One differential 3.3V LVPECL output
- Parallel resonant crystal oscillator interface
- Output frequency range: 31.25MHz 700MHz
- VCO range: 250MHz 700MHz
- Parallel interface for programming counter and output dividers during power-up
- Serial 3 wire interface
- RMS period jitter: 5.5ps (maximum)
- Cycle-to-cycle jitter: 35ps (maximum)
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Lead-free (RoHS 6) packaging



# **Pin Assignments**



## **Functional Description**

NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.

The 84329B features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A series-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The programmable features of the 84329B support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode the nP\_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed

directly to the M divider and N output divider. On the LOW-to-HIGH transition of the nP\_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as  $250 \leq M \leq 511$ . The frequency out is defined as follows:

fout = 
$$\frac{\text{fVCO}}{\text{N}} = \frac{\text{fXTAL}}{16} \times \frac{\text{M}}{\text{N}}$$

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider on each rising edge of S\_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows:

T2	T1	Т0	TEST Output	fout
0	0	0	Shift Register Out	fout
0	0	1	HIGH	fout
0	1	0	PLL Reference XTAL ÷16	f <sub>OUT</sub>
0	1	1	(VCO ÷ M) (non 50% Duty Cycle M Divider)	fout
1	0	0	f <sub>OUT</sub> , LVCMOS Output Frequency < 200MHz	f <sub>OUT</sub>
1	0	1	LOW	f <sub>OUT</sub>
1	1	0	S_CLOCK ÷ M (non 50% Duty Cycle M Divider)	S_CLOCK ÷ N Divider
1	1	1	f <sub>OUT</sub> ÷ 4	fout

	Serial Loading
S_CLOCK	
S_DATA	X T2 X T1 X T0 X N1 X N0 X M8 X M7 X M6 X M5 X M4 X M3 X M2 X M1 X M0 X
S_LOAD	
nP_LOAD	
	Parallel Loading
M0:M8, N0:N1	X _ M, N
nP_LOAD	
nP_LOAD	
	Time
Figure 1. Paral	lel & Serial Load Operations

# **Pin Descriptions and Characteristics**

## Table 1. Pin Descriptions

Name	Ту	ре	Description
M0, M1, M2, M3, M4, M5, M6, M7, M8	Input	Pullup	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS/LVTTL interface levels.
N0, N1	Input	Pullup	Determines N output divider value as defined in Table 3C, Function Table. LVCMOS/LVTTL interface levels.
V <sub>EE</sub>	Power		Negative supply pins.
TEST	Output		Test output which is used in the serial mode of operation. Single-ended LVPECL interface levels.
V <sub>CC</sub>	Power		Core supply pins.
FOUT, nFOUT	Output		Differential output pair for the synthesizer. LVPECL interface levels.
OE	Input	Pullup	Output enable. When logic HIGH, the outputs are enabled (default). When logic LOW, the outputs are disabled and drive differential low: FOUT = LOW, nFOUT = HIGH. LVCMOS / LVTTL interface levels.
nc	Unused		No connect.
S_CLOCK	Input	Pulldown	Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.
S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.
S_LOAD	Input	Pulldown	Controls transition of data from shift register into the M divider. LVCMOS/LVTTL interface levels.
V <sub>CCA</sub>	Power		Analog supply pin.
XTAL_IN XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
nP_LOAD	Input	Pullup	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:N0 sets the N output divider value. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

# **Function Tables**

Table 3A. Parallel and Serial Mode Function Table

		Inp	outs			
nP_LOAD	М	N	S_LOAD	S_CLOCK	S_DATA	Conditions
Х	Х	Х	X	Х	Х	Reset. M and N bits are all set HIGH.
L	Data	Data	x	х	х	Data on M and N inputs passed directly to the M divider and N output divider. TEST mode 000.
$\uparrow$	Data	Data	L	х	х	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
н	х	х	L	1	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
н	х	х	↑	L	Data	Contents of the shift register are passed to the M divider and N output divider.
Н	Х	Х	$\downarrow$	L	Data	M divider and N output divider values are latched.
Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.

NOTE: L = LOW

H = HIGH

X = Don't care

 $\uparrow$  = Rising edge transition

 $\downarrow$  = Falling edge transition

#### Table 3B. Programmable VCO Frequency Function Table

VCO Frequency		256	128	64	32	16	8	4	2	1
(MHz)	M Divide	M8	M7	M6	M5	M4	M3	M2	M1	МО
250	250	0	1	1	1	1	1	0	1	0
251	251	0	1	1	1	1	1	0	1	1
252	252	0	1	1	1	1	1	1	0	0
253	253	0	1	1	1	1	1	1	0	1
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
509	509	1	1	1	1	1	1	1	0	1
510	510	1	1	1	1	1	1	1	1	0
511	511	1	1	1	1	1	1	1	1	1

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16MHz.

#### Table 3C. Programmable Output DividerFunction Table

Inp	uts		Output Frequency (MHz)		
N1	NO	N Divider Value	Minimum	Maximum	
0	0	1	250	700	
0	1	2	125	350	
1	0	4	62.5	175	
1	1	8	31.25	87.5	

# Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ <sub>JA</sub> 32-Lead LQFP	47.9°C/W (0 lfpm)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

# **DC Electrical Characteristics**

## Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
I <sub>CC</sub>	Power Supply Current				125	mA
I <sub>CCA</sub>	Analog Supply Current				15	mA

## Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vo	ltage		2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input	S_CLOCK, S_DATA, S_LOAD	$V_{CC} = V_{IN} = 3.465V$			150	μA
	High Current	nP_LOAD, OE M0:M8, N0, N1	$V_{CC} = V_{IN} = 3.465 V$			5	μΑ
	Input	S_CLOCK, S_DATA, S_LOAD	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
ι <sub>IL</sub>	Low Current	nP_LOAD, OE M0:M8, N0, N1	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>OH</sub>	Output High Voltage	TEST; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage	TEST; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>CC</sub>/2. See Parameter Measurement Information section. Load Test Circuit diagrams.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Current; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> – 0.9	μA
V <sub>OL</sub>	Output Low Current; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.7	μA
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

#### Table 4C. LVPECL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_CC – 2V.

#### Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		10		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

#### Table 6. Input Frequency Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f	Input	XTAL; NOTE 1		10		25	MHz
IN	Frequency	S_CLOCK				50	MHz

NOTE 1: For the crystal frequency range, the M value must be set to achieve the minimum or maximum VCO frequency range of 250MHz or 700MHz. Using the minimum input frequency of 10MHz, valid values of M are  $400 \le M \le 511$ . Using the maximum input frequency of 25MHz, valid values of M are  $160 \le M \le 448$ .

# **AC Electrical Characteristics**

Table 7. AC Characteristics,  $V_{CC}$  =  $V_{CCA}$  = 3.3V±5%,  $T_A$  = 0°C to 70°C

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				700	MHz
fit/nor)	Period Jitter, RMS;	$f_{OUT} \ge 65 MHz$			5.5	ps
<i>t</i> jit(per)	NOTE 1, 2	f <sub>OUT</sub> < 65MHz			12	ps
fit/cc)	Cycle-to-Cycle Jitter;	$f_{OUT} \ge 50 MHz$			35	ps
<i>t</i> jit(cc)	NOTE 1, 2	f <sub>OUT</sub> < 50MHz			50	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
t <sub>S</sub>	Setup Time		5			ns
t <sub>H</sub>	Hold Time		5			ns
odc	Output Duty Cycle		45	50	55	%
t <sub>LOCK</sub>	PLL Lock Time				10	ms


See Parameter Measurement Information section.

Characterized using 16MHz XTAL.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: See Applications Section.

# **Parameter Measurement Information**




3.3/3.3V LVPECL Output Load AC Test Circuit






**Period Jitter** 




**Output Duty Cycle/Pulse Width/Period** 



**Setup and Hold Time** 

**Cycle-to-Cycle Jitter** 



**Output Rise/Fall Time** 

# **Application Information**

## **Recommendations for Unused Input and Output Pins**

## Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## Outputs:

## TEST Output

The unused TEST output can be left floating. There should be no trace attached.

#### LVPECL Output

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 84329B provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V<sub>CC</sub> and V<sub>CCA</sub> should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 2* illustrates how a 10 $\Omega$  resistor along with a 10µF and a 0.01µF bypass capacitor should be connected to each V<sub>CCA</sub> pin. The 10 $\Omega$  resistor can also be replaced by a ferrite bead.




Figure 2. Power Supply Filtering

# **Crystal Input Interface**

The 84329B has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 3* below were determined using a 25MHz, 18pF parallel resonant crystal and




Figure 3. Crystal Input Interface

were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

## **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 4A shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 4B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 4A. General Diagram for LVCMOS Driver to XTAL Input Interface






Figure 4B. General Diagram for LVPECL Driver to XTAL Input Interface





# **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential output is a low impedance follower output that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




Figure 6A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 6A* and *6B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 6B. 3.3V LVPECL Output Termination

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 84329B. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 84329B is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 140mA = 485mW

Total Power\_MAX (3.3V, with all outputs switching) = 485mW + 30mW = 515mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 47.9°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}C + 0.515W * 47.9^{\circ}C/W = 94.7^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

#### Table 8. Thermal Resistance $\theta_{\text{JA}}$ for 32-Lead LQFP, Forced Convection

$ heta_{JA}$ by Velocity				
Linear Feet per Minute	0	200	500	
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W	

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 7.* 




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>CC</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$ ( $V_{CC\_MAX} - V_{OH\_MAX}$ ) = 0.9V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$ ( $V_{CC\_MAX} - V_{OL\_MAX}$ ) = 1.7V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $\mathsf{Pd}_{\mathsf{H}} = [(\mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}\_\mathsf{MAX}}) = [(2\mathsf{V} - 0.9\mathsf{V})/50\Omega] * 0.9\mathsf{V} = \mathbf{19.8}\mathsf{mW}$ 

 $\begin{array}{l} \mathsf{Pd}_{\mathsf{L}} = [(\mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}\_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}\_\mathsf{MAX}}) = [(2\mathsf{V} - 1.7\mathsf{V})/50\Omega] * 1.7\mathsf{V} = 10.2\mathsf{mW} \end{array}$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30mW** 

# **Reliability Information**

## Table 9. $\theta_{\text{JA}}$ vs. Air Flow Table for a 32-Lead LQFP


$ heta_{JA}$ vs. Air Flow				
Linear Feet per Minute	0	200	500	
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W	

## **Transistor Count**

The transistor count for 84329B is: 4408

Pin compatible with the MC12429

## Package Outline - Y Suffix for 32-Lead LQFP



Reference Document: JEDEC Publication 95, MS-018

JEDEC Variation: BBC - HD All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
Ν		32				
Α		1.				
A1	0.05	0.10	0.15			
A2	1.35	1.35 1.40				
b	0.30	0.37	0.45			
С	0.09		0.20			
D & E	9.00 Basic					
D1 & E1		7.00 Basic				
D2 & E2	5.60 Ref.					
е		0.80 Basic				
L	0.45	0.60	0.75			
θ	0°		<b>7</b> °			
ccc			0.10			

## Table 10. Package Dimensions for 32-Lead LQFP

Reference Document: JEDEC Publication 95, MS-026

# **Ordering Information**

## Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS84329BYLF	ICS84329BYLF	"Lead-Free" 32-Lead LQFP	Tube	0°C to 70°C
ICS84329BYLFT	ICS84329BYLF	"Lead-Free" 32-Lead LQFP	Tape & Reel	0°C to 70°C



# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
А		1	Features Section - added "Parallel resonant" to crystal bullet.	12/15/04
		1	Features Section - corrected Output frequency range from 25MHz to 31.25MHz. Added Lead-Free bullet.	
в		2	Updated Parallel & Serial Load Operations.	6/10/05
	T5	6	Crystal Table - added Drive Level.	
	T11	17	Ordering Information Table - added Lead-Free part numbers and note.	
		8	Power Supply Filtering Techniques - added ferrite bead sentence.	
В		8	Added Recommendations for Unused Input and Output Pins.	1/18/06
	T11	18	Ordering Information Table - added Lead-Free marking.	
в 9		9	Added LVCMOS to XTAL Interface section.	12/21/07
В		Updated format throughout the datasheet.	12/21/07	
		1	Removed ICS from part number throughout.	
		1	Features, last bullet: removed leaded option wording.	
		1	Pin Assignment: deleted 28-Lead Pin Assignment.	
	AMR	5	Removed 28-Lead PLCC from Package Thermal Impedance.	
		9	Updated the 'Overdriving the Crystal Interface' note.	
		11	Updated the 'Termination for 3.3V LVPECL Outputs' note.	
В		12-13	Deleted the Layout Guideline and Schematic section.	7/28/14
	8A	12	Deleted Table 8A: Thermal Resistance $\theta_{JA}$ for 28-Lead PLCC, Forced Convection.	
		12	Recalculated Tj using 32-Lead, 0lf/s: 47.9°C/W	
	T9A	14	Deleted Table 9A: $\theta_{JA}$ vs. Air Flow Table for a 28-Lead PLCC.	
		15	Deleted 28-Lead Package Outline.	
	T11	16	Deleted leaded option. Deleted Quantity from Tape and Reel.	
		all	Updated Headers, Footers and Contact information.	



#### **Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

#### Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any icrcuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.