CDCV857B, CDCV857BI 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

- **Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications**
- **Spread Spectrum Clock Compatible**
- Operating Frequency: 60 MHz to 200 MHz
- Low Jitter (cycle-cycle): ±50 ps Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±35 ps
- **Distributes One Differential Clock Input to** 10 Differential Outputs

- **Enters Low-Power Mode When No CLK** Input Signal Is Applied or PWRDWN Is Low
- **Operates From Dual 2.5-V Supplies**
- Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package
- Consumes < 100-µA Quiescent Current
- External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the **Input Clocks**
- Meets/Exceeds the Latest DDR JEDEC Spec JESD82-1

Description

The CDCV857B is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, $\overline{\text{CLK}}$) to 10 differential pairs of clock outputs (Y[0:9], $\overline{\text{Y[0:9]}}$) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), and the analog power input (AV_{DD}). When $\overline{\text{PWRDWN}}$ is high, theoutputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857B is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857B is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857B is characterized for both commercial and industrial temperature ranges.

AVAILABLE OPTIONS

T _A	TSSOP (DGG)	MicroStar Junior™ BGA (GQL)			
0°C to 85°C	CDCV857BDGG	CDCV857BGQL			
-40°C to 85°C	CDCV857BIDGG	_			

FUNCTION TABLE (Select Functions)


	INPUTS	3			OU.		PLL		
AV _{DD}	AV _{DD} PWRDWN CLK		CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT		
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off	
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off	
Х	L	L	Н	Z	Z	Z	Z	Off	
Х	L	Н	L	Z	Z	Z	Z	Off	
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On	
2.5 V (nom)	Н	Н	L	Н	L	Н	L	On	
2.5 V (nom)	Х			Z	Z	Z	Z	Off	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


MicroStar Junior is a trademark of Texas Instruments Incorporated.







functional block diagram



SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

Terminal Functions

Т	ERMINAL	NAL		DECODINE ON
NAME	DGG	GQL		DESCRIPTION
AGND	17	H1		Ground for 2.5-V analog supply
AV_{DD}	16	G2		2.5-V Analog supply
CLK, CLK	13, 14	F1, F2	1	Differential clock input
FBIN, FBIN	35, 36	F5, F6	I	Feedback differential clock input
FBOUT, FBOUT	32, 33	H6, G5	0	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4		Ground
PWRDWN	37	E6	I	Output enable for Y and \overline{Y}
V _{DDQ}	4, 11, 12, 15, 21, 28, 34, 38, 45	B3, B4, E1, E2, E5, G1, G6, J3, J4		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	A1, B2, D1, J2, K1, A6, B5, D6, J5, K6	0	Buffered output copies of input clock, CLK
Y[0:9]	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	A2, B1, D2, J1, K2, A5, B6, D5, J6, K5	0	Buffered output copies of input clock, CLK

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{DDQ} , AV _{DD}	
Input voltage range, V _I (see Notes 1 and 2)	
Output voltage range, V _O (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DDQ}$)	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{DDQ})	±50 mA
Continuous current to GND or V _{DDQ}	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): GQL package	137.6°C/W
Storage temperature range T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	TYP MAX	UNIT	
O and address		V_{DDQ}	2.3	2.7	V	
Differential input signal voltage, V _{ID} (see Note 6) nput differential pair cross voltage, V _{IX} (see Note 7) digh-level output current, I _{OH} .ow-level output current, I _{OL}		AV_{DD}	V _{DDQ} – 0.12	2.7	V	
La la disa Labara V	CLK	, CLK, FBIN, FBIN		$V_{DDQ}/2 - 0.18$.,	
Low-level input voltage, V _{IL}	PWF	RDWN	-0.3	0.7	V	
In the second second	CLK	, CLK, FBIN, FBIN	V _{DDQ} /2 + 0.18		.,	
High-level input voltage, V _{IH}		RDWN	1.7	V _{DDQ} + 0.3	V	
DC input signal voltage (see Note 5)	-0.3	V _{DDQ} + 0.3	V			
D:// / N / O	dc	CLK, FBIN	0.36	V _{DDQ} + 0.6	.,	
Differential input signal voltage, V _{ID} (see Note 6)	ac	CLK, FBIN	0.7	V _{DDQ} + 0.6	V	
Input differential pair cross voltage, V _{IX} (see Note 7))		V _{DDQ} /2 – 0.2	V _{DDQ} /2 + 0.2	V	
High-level output current, I _{OH}				-12	mA	
Low-level output current, I _{OL}				12	mA	
Input slew rate, SR			1	4	V/ns	
O 11 / 1		Commercial	0	85		
Operating free-air temperature, T _A		Industrial	-40	85	•c	

NOTES: 4. The unused inputs must be held high or low to prevent them from floating.

- 5. The dc input signal voltage specifies the allowable dc execution of the differential input.
- 6. The differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 7. The differential cross-point voltage is expected to track variations of V_{CC} and is the voltage at which the differential signals must be crossing.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT				
V _{IK}	Input voltage	All inputs	$V_{\rm DDQ} = 2.3 \text{ V}, I_{\rm I} = -18 \text{ mA}$			-1.2	V				
V	District of the first of the second		$V_{\rm DDQ}$ = min to max, $I_{\rm OH}$ = -1 mA	V _{DDQ} - 0.1			.,				
V _{OH}	High-level output voltage		$V_{DDQ} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$	1.7			V				
.,	Vo. Low-level output voltage		V_{DDQ} = min to max, I_{OL} = 1 mA			0.1					
V _{OL}	Low-level output voltage		$V_{DDQ} = 2.3 \text{ V}, I_{OL} = 12 \text{ mA}$			0.6	V				
V_{OD}	Output voltage swing [‡]		Differential outputs are terminated	1.1		$V_{DDQ} - 0.4$					
V _{OX}	Output differential cross-vo	oltage [§]	with 120 Ω /CL = 14 pF (See Figure 3)	V _{DDQ} /2 - 0.15	V _{DDQ} /2	V _{DDQ} /2 + 0.15	V				
I	Input current		$V_{DDQ} = 2.7 \text{ V}, V_{I} = 0 \text{ V to } 2.7 \text{ V}$			±10	μΑ				
l _{OZ}	High-impedance state outp	out current	$V_{\rm DDQ}$ = 2.7 V, $V_{\rm O}$ = $V_{\rm DDQ}$ or GND			±10	μΑ				
I _{DDPD}	Power-down current on V _{DDQ} + AV _{DD}		CLK and $\overline{\text{CLK}}$ = 0 MHz; $\overline{\text{PWRDWN}}$ = Low; Σ of I _{DD} and AI _{DD}		20	100	μА				
	Owner to a AV		f _O = 170 MHz		7	10	A				
Al _{DD}	Supply current on AV _{DD}		f _O = 200 MHz		9	12	mA				
CI	Input capacitance		$V_{DDQ} = 2.5 \text{ V}, V_I = V_{DDQ} \text{ or GND}$	2	2.5	3.5	pF				

 $^{^{\}dagger}$ All typical values are at a respective nominal $V_{\mbox{\scriptsize DDQ}}.$



[‡] The differential output signal voltage specifies the differential voltage |VTR - VCP|, where VTR is the true output level and VCP is the complementary output level.

[§] The differential cross-point voltage is expected to track variations of V_{DDQ} and is the voltage at which the differential signals must be crossing. The frequency range is 100 MHz to 200 MHz.

SCAS689A - FEBRUARY 2003 - REVISED NOVEMBER 2010

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST COND	OITIONS	MIN	TYP [†]	MAX	UNIT
		Mello a la col	f _O = 170 MHz		100	110	
	Dynamic current on V _{DDQ}	Without load	f _O = 200 MHz		105	120	
		Differential outputs	f _O = 170 MHz		200	240	
I_{DD}		terminated with 120 Ω /CL = 0 pF	f _O = 200 MHz		210	250	mA
		Differential outputs	f _O = 170 MHz		260	300	
		terminated with 120 Ω /CL = 14 pF	f _O = 200 MHz		280	320	
ΔC	Part-to-part input capacitance variation	$V_{DDQ} = 2.5 \text{ V}, V_I = V_I$	DDQ or GND			1	pF
$C_{I(\Delta)}$	Input capacitance difference between CLK and CLKB, FBIN, and FBINB	$V_{DDQ} = 2.5 \text{ V}, V_{I} = V_{I}$	/ _{DDQ} or GND			0.25	pF
Co	Output capacitance	$V_{DDQ} = 2.5 \text{ V}, V_{O} =$	V _{DDQ} or GND	2.5	3	3.5	pF

[†] All typical values are at a respective nominal V_{DDQ}.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
£	Operating clock frequency	60	000	
f _{CLK}	Application clock frequency		200	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†] (PLL mode)		10	μs
	Stabilization time [‡] (Bypass mode)		30	ns

[†] The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK and V_{DD} must be applied. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} §	Low to high level propagation delay time	Test mode/CLK to any output		3.5		ns
t _{PHL} §	High-to low level propagation delay time	Test mode/CLK to any output		3.5		ns
. ¶	Place (so its I) Octo Fig. 10.7	66 MHz	-60		60	ps
t _{jit(per)} ¶	Jitter (period), See Figure 7	100/133/167/200 MHz	-35		35	ps
. ¶	Eller (a ala la a ala) Ora Ele da 4	66 MHz	-75		75	ps
t _{jit(cc)} ¶	Jitter (cycle-to-cycle), See Figure 4	100/133/167/200 MHz	-50		50	
. ¶	11.15	66 MHz	-100		100	
tjit(hper)	Half-period jitter, See Figure 8	100/133/167/200 MHz	-75		75	ps
t _{slr(o)}	Output clock slew rate, See Figure 9	Load: 120 Ω/14 pF	1		2	V/ns
	0	66 MHz	-100		100	ps
$t_{(\emptyset)}$	Static phase offset, See Figure 5	100/133/167/200 MHz	-50		50	
tsk _(o)	Output skew, See Figure 6	Load: 120 Ω/14 pF		70	100	ps
t _r , t _f	Output rise and fall times (20% – 80%)	Load: 120 Ω/14 pF	600		900	ps

[§] Refers to the transition of the noninverting output.

This parameter is assured by design but can not be 100% production tested.



[‡] A recovery time is required when the device goes from power-down mode into bypass mode (AVDD at GND).

PARAMETER MEASUREMENT INFORMATION




Figure 1. IBIS Model Output Load




Figure 2. Output Load Test Circuit




Figure 3. Output Load Test Circuit for Crossing Point




Figure 4. Cycle-to-Cycle Jitter



PARAMETER MEASUREMENT INFORMATION




Figure 5. Phase Offset




Figure 6. Output Skew

PARAMETER MEASUREMENT INFORMATION




Figure 7. Period Jitter




Figure 8. Half-Period Jitter




Figure 9. Input and Output Slew Rates





10-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV857BDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	CDCV857B	Samples
CDCV857BIDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples
CDCV857BIDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCV857B-I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

10-Jun-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV857BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CDCV857BIDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 29-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV857BDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
CDCV857BIDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated