

ML145170 Phase–Frequency Detector

PLL Frequency Synthesizer with Serial Interface

Legacy Device: Motorola/Freescale MC145170-2

The Lansdale ML145170 is a single–chip synthesizer capable of direct usage in the MF, HF and VHF bands. A special architecture makes this PLL easy to program. Either a bit– or byte–oriented format may be used. Due to the patented BitGrabberTM registers, no address/steering bits are required for random access of the three registers. Thus, tuning can be accomplished via a 2–byte serial transfer to the 16-bit N register.

The device features fully programmable R and N counters, an amplifier at the f_{in} pin, on-chip support of an external crystal, a programmable reference output, and both single and double-ended phase detectors with linear transfer functions (no dead zones). A configuration (C) register allows the part to be configured to meet various applications. A patented feature allows the C register to shut off unused outputs, thereby minimizing noise and interference.

In order to reduce lock times and prevent erroneous data from being loaded into the counters, a patented jam load feature is included. Whenever a new divide ratio is loaded into the N register, both the N and R counters are jam–loaded with their respective values and begin counting down together. The phase detectors are also initialized during the jam load.

- Operating Voltage Range: 2.7 to 5.5 V
- Operating Temperature Range: $T_A = -40^\circ$ to $+85^\circ$ C
- Maximum Operating Frequency: 185 MHz @ $V_{in} = 500 \text{ mVpp}$, 4.5 V Minimum Supply 100 MHz @ $V_{in} = 500 \text{ mVpp}$, 3.0 V Minimum Supply
- Operating Supply Current:

0.6 mA @ 3.0 V, 30 MHz 1.5 mA @ 3.0 V, 100 MHz 3.0 mA @ 5.0 V, 50 MHz 5.8 mA @ 5.0 V, 185 MHz

- R Counter Division Range: 1 and 5 to 32,767
- N Counter Division Range: 40 to 65,535
- Direct Interface to Motorola SPI Serial Data Port
- See Application Notes AN1207/D and AN1671/D
- See web site www.lansdale.com for ML145170 control software

BitGrabberTM is a trademark of Motorola/Freescale







ML145170 BLOCK DIAGRAM

This device contains 4,800 active transistors.

MAXIMUM RATINGS (Voltages Referenced to VSS)

Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to 5.5	V
DC Input Voltage	V _{in}	-0.5 to V _{DD} + 0.5	V
DC Output Voltage	Vout	-0.5 to VDD + 0.5	V
DC Input Current, per Pin	l _{in}	±10	mA
DC Output Current, per Pin	lout	±20	mA
DC Supply Current V _{DD} and V _{SS} Pins	IDD	±30	mA
Power Dissipation, per Package	PD	300	mW
Storage Temperature	T _{stg}	-65 to 150	°C
Lead Temperature, 1 mm from Case for 10 seconds	ТL	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{OUt} should be constrained to the range V_{SS} \leq (V_{in} or V_{Out}) \leq VDD. Unused inputs must always be tied to an

Unused inputs must always be tied to an appropriate logic voltage level (e.g. either V_{SS} or V_{DD}). Unused outputs must be left open.

NOTES: 1. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in teh Electrical Characteristics tables or Pin Descriptions section.

Parameter	Test Condition	Symbol	V _{DD} V	Guaranteed Limit	Unti
Power Supply Voltage Range		V _{DD}	_	2.7 to 5.5	V
Maximum Low-Level Input Voltage [Note 1] (D _{in} , CLK, ENB, f _{in})	DC Coupling to fin	VIL	2.7 4.5 5.5	0.54 1.35 1.65	V
Minimum High-Level Input Voltage [Note 1] (D _{In} , CLK, ENB, f _{in})	DC Coupling to f _{in}	V _{IH}	2.7 4.5 5.5	2.16 3.15 3.85	v
Minimum Hysteresis Voltage (CLK, ENB)		V _{Hys}	2.7 5.5	0.15 0.20	v
Maximum Low-Level Output Voltage (Any Output)	I _{out} = 20 μA	V _{OL}	2.7 5.5	0.1 0.1	v
Minimum high-Level Output Voltage (Any Output)	$I_{out} = -20 \ \mu A$	V _{OH}	2.7 5.5	2.6 5.4	v
$\begin{array}{l} \mbox{Minimum Low-Level output Current} \\ \mbox{(PD}_{out}, \mbox{REF}_{out}, \mbox{f}_{R}, \mbox{f}_{V}, \mbox{LD}, \mbox{\phi}_{R}, \mbox{\phi}_{V}) \end{array}$	$V_{out} = 0.3 V$ $V_{out} = 0.4 V$ $V_{out} = 0.5 V$	I _{OL}	2.7 4.5 5.5	0.12 0.36 0.36	mA
$\begin{array}{l} \mbox{Minimum High-Level Output Current} \\ \mbox{(PD}_{out}, \mbox{REF}_{out}, \mbox{f}_R, \mbox{f}_V, \mbox{LD}, \mbox{\phi}_R, \mbox{\phi}_V) \end{array}$	$V_{out} = 2.4 V$ $V_{out} = 4.1 V$ $V_{out} = 5.0 V$	I _{ОН}	2.7 4.5 5.5	-0.12 -0.36 -0.36	mA
Minimum Low-Level Output Current (D _{out})	$V_{out} = 0.4 V$	I _{OL}	4.5	1.6	mA
Maximum High-Level Output Current (D _{out})	V _{out} = 4.1 V	Іон	4.5	-1.6	mA
Maximum Input Leakage Current (D _{in} , CLK, ENB, OSC _{in})	$V_{in} = V_{DD} \text{ or } V_{SS}$	l _{in}	5.5	±1.0	μΑ
Maximum Input Current (f _{in})	$V_{in} = V_{DD} \text{ or } V_{SS}$	l _{in}	5.5	±150	μA
Maximum Output Leakage Current (PD _{out})	$V_{in} = V_{DD}$ or V_{SS} . Output in High-Impedance State	I _{OZ}	5.5	±100	nA
(D _{out})			5.5	±5.0	μA
Maximum Quieschent Supply Current	V _{in} = V _{DD} or V _{SS} : Outputs Open; Excluding f _{in} Amp Input Current Component	I _{DD}	5.5	100	μA
Maximum Operating Supply Current		l _{dd}	_	[Note 2]	mA

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS}. $T_A = -40^{\circ}$ to 85° C)

NOTES: 1. When DC coupling to the OSG_n pin is used, the pin must be driven rail-to-rail, In this case, OSC_{out} should be floated. 2. The nominal values at 3.0 V are 0.6 mA @ 30 MHz, and 1.5 mA @ 100 MHz. The nominal values at 5.0 V are 3.0 mA @ 50 MHz, and 5.8 mA @ 185 MHz. These are not guaranteed limits.

Parameter	Symbol	Figure No.	V _{DD} V	Guaranteed Limit	Unit
Serial Data Clock Frequency (Note: Refer to Clock t _w Below)	f _{clk}	1	2.7 4.5 5.5	dc to 3.0 dc to 4.0 dc to 4.0	MHz
Maximum Propagation Delay, CLK to D _{out}	t _{PLH} , t _{PHL}	1, 5	2.7 4.5 5.5	150 85 85	ns
Maximum Disable Time, D _{out} Active to High Impedance	t _{PLZ} , t _{PHZ}	2, 6	2.7 4.5 5.5	300 200 200	ns
Access Time, D _{out} High Impedance to Active	t _{PZL} t _{PZH}	2, 6	2.7 4.5 5.5	0 to 200 0 to 100 0 to 100	ns
Maximum Output Transition Time, D _{out} CL = 50 pF	t _{TLH} , t _{THL}	1, 5	2.7 4.5 5.5	150 50 50	ns
CL = 200 pF		1, 5	2.7 4.5 5.5	900 150 150	ns
Maximum Input Capacitance – D _{in} , ENB, CLK	C _{in}		-	10	pF
Maximum Output Capacitance – D _{out}	C _{out}		-	10	pF

AC INTERFACE CHARACTERISTICS ($T_A = -40^{\circ}$ to 85°C, $C_L = 50$ pF, Input $t_r = t_r = 10$ ns, unless otherwise noted.)

TIMING REQUIREMENTS ($T_A = -40^{\circ}$ to 85°C, Input $t_r = t_f = 10$ ns, unless otherwise noted.)

Parameter	Symbol	Figure No.	V _{DD} V	Guaranteed Limit	Unit
Minimum Setup and Hold Times, ${\bf P}_{\!\!\!A}$ vs CLK	t _{su} , t _h	3	2.7 4.5 5.5	55 40 40	ns
Minimum Setup, Hold, and Recovery Times, ENB vs CLK	t _{su} , t _h , t _{rec}	4	2.7 4.5 5.5	135 100 100	ns
Minimum Inactive-High Pulse Width, ENB	t _{w(H)}	4	2.7 4.5 5.5	400 300 300	ns
Minimum Pulse Width, CLK	t _w	1	2.7 4.5 5.5	166 125 125	ns
Maximum Input Rise and Fall Times, CLK	t _r , t _f	1	2.7 4.5 5.5	100 100 100	μs

SWITCHING WAVEFORMS





Figure 2.





Figure 3.







*Includes all probe and fixtures capacitance.

Figure 6. Test Circuit



*Includes all probe and fixtures capacitance.

			Figure	V _{DD}	Guaranteed Range		
Parameter	Test Condition	Symbol	No.	v	Min	Max	Unit
Input Frequency, f _{in} [Note]	$V_{in} \ge 500 \text{ mVpp Sine Wave}$ N Counter Set to Divide Ratio Such that f $\le 2.0 \text{ MHz}$ V	f	7	2.7 3.0 4.5 5.5	5.0 5.0 25 45	80 100 185 185	MHz
Input Frequency, OSC _{in} Externally Driven with AC–coupled Signal	$\label{eq:Vin} \begin{array}{l} $ \geq 1.0 \ V_{PP}$ Sine Wave \\ OSC_{out} = No \ Connect \\ R \ Counter \ Set to \ Divide \ Ratio \\ Such that \ f_R \leq 2 \ MHz \end{array}$	f	8a	2.7 3.0 4.5 5.5	1.0* 1.0* 1.0* 1.0*	22 25 30 35	MHz
Crystal Frequency, OSC _{in} and OSC _{out}	$C1 \le 30 \text{ pF}$ $C2 \le 30 \text{pF}$ Includes Stray Capacitance	fxtal	9	2.7 3.0 4.5 5.5	2.0 2.0 2.0 2.0	12 12 15 15	MHz
Output Frequency REF _{out}	C _L = 30 pF	f _{out}	10, 12	2.7 4.5 5.5	DC DC DC	- 10 10	MHz
Operating Frequency of the Phase Detectors		f		2.7 4.5 5.5	DC DC DC	- 20 20	MHz
Output Pulse Width, $\phi_{I\!\!R},\phi_{V\!\!},and$ LD	f_R in Phase with f_V $C_L = 50 \text{ pF}$	t _w	11, 12	2.7 4.5 5.5	- 20 16	_ 100 90	ns
Output Transition Times, $\phi_{R},\phi_{V},LD,f_{R},andf_{V}$	C _L = 50pF	t _{TLH} , t _{THL}	11, 12	2.7 4.5 5.5		- 65 60	ns
Input Capacitance f _{in} OSC _{in}		C _{in}		_		7.0 7.0	pF

LOOP SPECIFICATION ($T_A = -40^{\circ}$ to 85° C)

* IF lower frequency is desired, use wave shaping or higher amplitude sinusoidal signal in AC-coupled case. Also, see Figure 22 for DC coupling





Figure 8a. Test Circuit, OSC Circuit Externally Driven [Note]

Figure 8b. Circuit to Eliminate Self–Oscillation, OSC Circuit Externally Driven [Note]



Figure 9. Test Circuit, OSC Circuit with Crystal



Figure 11. Switching Waveform



Figure 10. Switching Waveform







NOTE: Use the circuit of Figure 8b to eliminate self-oscillation of the OSC in pin when the ML145170 has power applied with no external signal. applied at V_{in}. (Self-oscillation is not harmful to the ML145170 and does not damage the IC.)

DIGITAL INTERFACE PINS

Din

Serial Data Input (Pin 5)

The bit stream begins with the most significant bit (MSB) and is shifted in on the low-to-high transition of CLK. The bit pattern is 1 byte (8 bits) long to access the C or configuration register, 2 bytes (16 bits) to access the N register, or 3 bytes (24 bits) to access the R register. Additionally, the R register can be accessed with a 15-bit transfer (see Table 1). An optional pattern which resets the device is shown in Figure 13. The values in the C, N, and R registers do not change during shifting because the transfer of data to the registers is controlled by ENB.

The bit stream needs neither address nor steering bits due to the innovative BitGrabber registers. Therefore, all bits in the stream are available to be data for the three registers. Random access of any register is provided (i.e., the registers may be accessed in any sequence). Data is retained in the registers over a supply range of 2.7 to 5.5 V. The formats are shown in Figures 13, 14, 15, and 16.

 D_{in} typically switches near 50% of V_{DD} to maximize noise immunity. This input can be directly interfaced to CMOS devices with outputs guaranteed to switch near rail-to-rail. When interfacing to NMOS or TTL devices, either a level shifter (MC74HC14A, MC14504B) or pull-up resistor of 1 to 10 k Ω must be used. Parameters to consider when sizing the resistor are worst-case IOL of the driving device, maximum tolerable power consumption, and maximum data rate.

Table 1. Register Access
(MSBs are shifted in first, C0, N0, and R0 are the LSBs)

Number of Clocks	Accessed Register	Bit Nomenclature
9 to 13	See Figure 13	(Reset)
8	C Register	C7, C6, C5,, C0
16	N Register	N15, N14, N13,, N0
15 or 24	R Register	R14, R13, R12,, R0
Other Values ≤ 32	None	
Values > 32	See Figures	
	24 – 31	

CLK Serial Data Clock Input (Pin 7)

Low-to-high transistion on Clock shift bits available at D_{in} , while high-to-low transitions shift bits from D _{out}. The chip's 16–1/2–stage shift register is static, allowing clock rates down to DC in a continuous or intermittent mode.

Four to eight clock cycles followed by five clock cycles are needed to reset the device; this is optional. Eight clock cycles are required to access the C register. Sixteen clock cycles are needed for the N register. Either 15 or 24 cycles can be used to access the R register (see Table 1 and Figures 13, 14, 15, and 16). For cascaded devices, see Figures 24 to 31.

CLK typically switches near 50% of V_{DD} and has a Schmitt-triggered input buffer. Slow CLK rise and fall times are allowed. See the last paragraph of D_{in} for more information.

To guarantee proper operation of the power–on reset (POR) circuit, the CLK pin must be held at the potential of either the V_{SS} or V_{DD} pin during power up. That is, the CLK input should not be floated or toggled while the V_{DD} pin is ramping from 0 to at least 2.7 V. If control of the CLK pin is not practical during power up, the initialization sequence shown in Figure 13 must be used.

ENB

Active-Low Enable Input (Pin 6)

This pin is used to activate the serial interface to allow the transfer of data to/from the device. When $\overline{\text{ENB}}$ is in an inactive high state, shifting is inhibited, D_{out} is forced to the high–impedance state, and the port is held in the initialized state. To transfer data to the device, $\overline{\text{ENB}}$ (which must start inactive high) is taken low, a serial transfer is made via \underline{P}_n and CLK, and $\overline{\text{ENB}}$ is taken back high. The low–to–high transition on $\overline{\text{ENB}}$ transfers data to the C, N, or R register depending on the data stream length per Table 1.

Note

Transitions on $\overline{\text{ENB}}$ must not be attempted while CLK is high. This puts the device out of synchronization with the microcontroller. Resynchronization occurs when $\overline{\text{ENB}}$ is high and CLK is low.

This input is also Schmitt-triggered and switches near 50% of V_{DD} , thereby minimizing the chance of loading erroneous data into the registers. See the last paragraph of D_{in} for more information.

Dout

Three–State Serial Data Output (Pin 8)

Data is transferred out of the 16-1/2-stage shift register through D_{out} on the high-to-low transition of CLK. This output is a No Connect, unless used in one of the manners discussed below.

D_{out} could be fed back to an MCU/MPU to perform a wrap–around test of serial data. This could be part of a system check conducted at power up to test the integrity of the system's processor, PC board traces, solder joints, etc.

Finally, D_{out} facilitates trouble shooting a system and permits cascading devices.

REFERENCE PINS

OSC_{in}/OSC_{out} Reference Oscillator Input/Output (Pins 1, 2)

These pins form a reference oscillator when connected to terminals of an external parallel–resonant crystal. Frequency setting capacitors of appropriate values as recommended by the crystal supplier are connected from each pin to ground (up to a maximum of 30 pF each, including stray capacitance). An external feedback resistor of 1.0 to 5.0 M Ω is connected directly across the pins to ensure linear operation of the amplifier. The required connections for the components are shown in Figure 9.

If desired, an external clock source can be AC coupled to $OSC_{in}. \ A \ 0.01 \ \mu F$ coupling capacitor is used for measurement purposes and is the minimum size recommended for

applications. An external feedback resistor of approximately 5 M Ω is required across the OSC_{in} and OSC_{out} pins in the AC-coupled case (see Figure 8a or alternate circuit 8b). *OSC_{out} is an internal node on the device and should not be used to drive any loads* (i.e. OSC_{out} is unbuffered). However, the buffered REF_{out} is available to drive external loads.

The external signal level must be at least 1 V p–p; the maximum frequencies are given in the **Loop Specifications** table. These maximum frequencies apply for R Counter divide ratios as indicated in the table. For very small ratios, the maximum frequency is limited to the divide ratio times 2 MHz. (Reason: the phase/frequency detectors are limited to a maximum input frequency of 2 MHz.)

If an external source is available which swings virtually rail-to-rail (V_{DD} to V_{SS}), then DC coupling can be used. In the DC-coupled case, no external feedback resistor is needed. OSC_{out} must be a No Connect to avoid loading an internal node on the device, as noted above. *For frequencies below 1 MHz, DC coupling must be used.* The R counter is a static counter and may be operated down to DC. However, wave shaping by a CMOS buffer may be required to ensure fast rise and fall times into the OSC_{in} pin. See Figure 22.

Each rising edge on the OSC_{in} pin causes the R counter to decrement by one.

REF_{out} Reference Frequency Output (Pin 3)

This output is the buffered output of the crystal–generated reference frequency or externally provided reference source. This output may be enabled, disabled, or scaled via bits in the C register (see Figure 14).

REF_{out} can be used to drive a microprocessor clock input, thereby saving a crystal. Upon power up, the on-chip power-on-initialize circuit forces REF_{out} to the OSC_{in} divided-by-8 mode.

REF_{out} is capable of operation to 10 MHz; see the **Loop Specifications** table. Therefore, divide values for the reference divider are restricted to two or higher for OSC_{in} frequencies above 10 MHz.

If unused, the pin should be floated and should be disabled via the C register to minimize dynamic power consumption and electromagnetic interference (EMI).

COUNTER OUTPUT PINS

fR

R Counter Output (Pin 9)

This signal is the buffered output of the 15–stage R counter. f_R can be enabled or disabled via the C register (patented). The output is disabled (static low logic level) upon power up. If unused, the output should be left disabled and unconnected to minimize interference with external circuitry.

The f_R signal can be used to verify the R counter's divide ratio. This ratio extends from 5 to 32,767 and is determined by the binary value loaded into the R register. Also, direct access to the phase detector via the OSC_{in} pin is allowed by choosing a divide value of 1 (see Figure 15). The maximum frequency which the phase detectors operate is 2 MHz. Therefore, the frequency of f_R must not exceed 2 MHz.

When activated, the f $_{R}$ signal appears as normally low and pulses high. The pulse width is 4.5 cycles of the ${\rm OSC}_{in}$ pin sig-

nal, except when a divide ration of 1 is selected. When 1 is selected, the OSC_{in} signal is buffered and appears at the fR pin.

fV

N Counter Output (Pin 10)

This signal is the buffered output of the 16–stage N counter. f_V can be enabled or disabled via the C register (patented). The output is disabled (static low logic level) upon power up. If unused, the output should be left disabled and unconnected to minimize interference with external circuitry.

The fV signal can be used to verify the N counter's divide ratio. This ratio extends from 40 to 65,535 and is determined by the binary value loaded into the N register. The maximum frequency which the phase detectors operate is 2 MHz. Therefore, the frequency of fV must not exceed 2 MHz.

When activated, the f_V signal appears as normally low and pulses high.

LOOP PINS

fin

Frequency Input (Pin 4)

This pin is a frequency input from the VCO. This pin feeds the on-chip amplifier which drives the N counter. This signal is normally sourced from an external voltage-controlled oscillator (VCO), and is AC-coupled into f_{in} . A 100 pF coupling capacitor is used for measurement purposes and is the minimum size recommended for applications (see Figure 7). The frequency capability of this input is dependent on the supply voltage as listed in the **Loop Specifications** table. For small divide ratios, the maximum frequency is limited to the divide ratio times 2 MHz. (Reason: the phase/frequency detectors are limited to a maximum frequency of 2 MHz.)

For signals which swing from at least the V_{IL} to V_{IH} levels listed in the **Electrical Characteristics** table, DC coupling may be used. Also, for low frequency signals, (less than the minimum frequencies shown in the **Loop Specifications** table), DC coupling is a requirement. The N counter is a static counter and may be operated down to DC. However, wave shaping by a CMOS buffer may be required to ensure fast rise and fall times into the f_{in} pin. See Figure 22.

Each rising edge on the f_{in} pin causes the N counter to decrement by 1.

PD_{out}

Single-Ended Phase/Frequency Detector Output (Pin 13)

This is a three–state output for use as a loop error signal when combined with an external low–pass filter. The detector's dead zone has been eliminated. Therefore, the phase/frequency detector is characterized by a linear transfer function. The operation of the phase/frequency detector is described below and is shown in Figure 17.

POL bit (C7) in the C register = low (see Figure 14) Frequency of $f_V > f_R$ or Phase of f_V Leading f_R : negative pulses from high impedance

Frequency of $f_V < f_R$ or Phase of f_V Lagging f_R : positive pulses from high impedance

Frequency and Phase of $f_V = f_R$; essentially high–impedance state; voltage at pin determined by loop filter

POL bit (C7) = high

Frequency of $f_V > f_R$ or Phase of f_V Leading f_R : positive pulses from high impedance

Frequency of $f_V < f_R$ or Phase of f_V Lagging f_R : negative pulses from high impedance

Frequency and Phase of $f_V = f_R$: essentially high–impedance state; voltage at pin determined by loop filter

This output can be enabled, disabled, and inverted via the C register. If desired, PD_{out} can be forced to the high–impedance state by utilization of the disable feature in the C register (patented).

$\phi_{\mathbf{R}}$ and $\phi_{\mathbf{V}}$

Double-Ended Phase/Frequency Detector Outputs (Pins 14, 15)

These outputs can be combined externally to generate a loop error signal. Through use of a Motorola patented technique, the detector's dead zone has been eliminated. Therefore, the phase/frequency detector is characterized by a linear transfer function. The operation of the phase/frequency detector is described below and is shown in Figure 17.

POL bit (C7) in the C register = low (see Figure 14)

Frequency of $f_V > f_R$ or Phase of f_V Leading $f_R: \phi_V =$ negative pulses, $\phi_R =$ essentially high

Frequency of $f_V < f_R$ or Phase of f_V Lagging $f_R: \phi_V =$ essentially high, $\phi_R =$ negative pulses

Frequency and Phase of $f_V = f_R: \phi_V$ and ϕ_R remain essentially high, except for a small minimum time period when both pulse low in phase

POL bit (C7) = high

Frequency of $f_V > f_R$ or Phase of f_V Leading $f_R: \phi_R =$ negative pulses, $\phi_V =$ essentially high

Frequency of $f_V < f_R$ or Phase of f_V Lagging f_R : ϕ_R = essen-

tially high, ϕV = negative pulses

Frequency and Phase of $f_V = f_R$: ϕ_V and ϕ_R remain essentially high, except for a small minimum time period when both pulse low in phase

These outputs can be enabled, disabled, and interchanged via the C register (patented)

LD

Lock Detector Output (Pin 11)

This output is essentially at a high level with narrow low–going pulses when the loop is locked (f_R and f_V of the same phase and frequency). The output pulses low when f_V and f_R are out of phase or different frequencies (See Figure 17).

This output can be enabled and disabled via the C register (patented). Upon power up, on-chip initialization circuitry disables LD to a static low logic level to prevent a false "lock" signal. If unused, LD should be disabled and left open.

POWER SUPPLY

VDD

Most Positive Supply Potential (Pin 16)

This pin may range from 2.7 to 5.5 V with respect to VSS. For optimum performance, VDD should be bypassed to VSS using low-inductance capacitor(s) mounted very close to the device. Lead lengths on the capacitor(s) should be minimized. (The very fast switching speed of the device causes current spikes on the power leads.)

VSS

Most Negative Supply Potential (Pin 12)

This pin is usually ground. For measurement purposes, the V_{SS} pin is tied to a ground plane.



Figure 13. Reset Sequence

NOTE: This initialization sequence is usually not necessary because the on-chip power-on reset circuit performs the initialization function. However, this initialization sequence must be used immediately after power up if control of the CLK pin is not possible. That is, if CLK (Pin 7) toggles or floats upon power up, use the above sequence to reset the device. Also, use this sequence if power is momentarily interrupted such that the supply voltage to the device is reduced to below 2.7 V, but not down to at least 1 V (for example, the supply drops down to 2 V). This is necessary because the on-chip power-on reset is only activated when the supply ramps up from a voltage below approximately 1.0 V.

Figure 14. C Register Access and Format (8 Clock Cycles are Used)



^{*}At this point, the new byte is transferred to the C register and stored. No other registers are affected.

- C7–POL: Selects the output polarity of the phase/frequency detectors. When set high, this bit inverts PD_{out} and interchanges the ϕ_R function with ϕ_V as depicted in Figure 17. Also see the phase detector output pin description for more information. This bit is cleared low at power up.
- C6–PDA/B: Selects which phase/frequency detector is to be used. When set high, enables the output of phase/frequency detector A (PD_{out}) and disables phase/frequency detector B by forcing ϕ_R and ϕ_V to the static high state. When cleared low, phase/frequency detector B is enabled (ϕ_R and ϕ_V) and phase/frequency detector A is disabled with PD_{out} forced to the high–impedance state. This bit is cleared low at power up.
- C5–LDE: Enables the lock detector output when set high. When the bit is cleared low, the LD output is forced to a static low level. This bit is cleared low at power up.
- C4–C2, OSC2–OSC0: Reference output controls which determine the REF_{out} characteristics as shown below. Upon power up, the bits are initialized such that OSC_{in}/8 is selected.

C4	C3	C2	REF _{out} Frequency
0	0	0	DC (Static Low)
0	0	1	OSC _{in}
0	1	0	OSC _{in} /2
0	1	1	OSC _{in} /4
1	0	0	OSC _{in} /8 (POR Default)
1	0	1	OSC _{in} /16
1	1	0	OSC _{in} /8
1	1	1	OSC _{in} /16

- C1–f_VE: Enables the f_V output when set high. When cleared low, the f_V output is forced to a static low level. The bit is cleared low upon power up.
- C0-f_RE: Enables the f_R output when set high. When cleared low, the f_R output is forced to a static low level. The bit is cleared low upon power up.





Figure 16. N Register Access and Format (16 Clock Cycles Are Used)

*At this point, the two new bytes are transferred to the N register and stored. No other registers are affected. In addition, the N and R counters are jam–loaded and begin counting down together.



Figure 17. Phase/Frequency Detectors and Lock Detector Output Waveform

V_H = High voltage level

V_L = Low voltage level

*At this point, when both f_R and f_V are in phase, both the sinking and sourcing output FETs are turned on for a very short interval.

NOTE: The PD_{out} generates error pulses during out–of–lock conditions. When locked in phase and frequency, the output is high impedance and the voltage at that pin is determined by the low–pass filter capacitor. PD_{out}, ϕ_R and ϕ_V are shown with the polarity bit (POL) - low; see Figure 14 for POL.

CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Lansdale's/Motorola's CMOS frequency synthesizers.

Use of a Hybrid Crystal Oscillator

Commercially available temperature–compensated crystal oscillators (TCXOs) or crystal–controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of CMOS logic levels at the output may be direct or DC coupled to OSC_{in}. If the oscillator does not have CMOS logic levels on the outputs, capacitive or AC coupling to OSC_{in} may be used (see Figures 8a and 8b).

For additional information about TCXOs, visit freescale.com on the world wide web.

Use of the On-Chip Oscillator Circuitry

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure 18.

The crystal should be specified for a loading capacitance (C_L) which does not exceed 20 pF when used at the highest operating frequencies listed in the **Loop Specifications** table. Larger C_L values are possible for lower frequencies. Assuming $R1 = 0 \Omega$, the shunt load capacitance (C_L) presented across the

$$C_{L} = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_{a} + C_{stray} + \frac{C1 \times C2}{C1 + C2}$$

where

 $\begin{array}{rcl} C_{in} = & 5.0 \ \text{pF} \ (\text{see Figure 19}) \\ C_{out} = & 6.0 \ \text{pF} \ (\text{see Figure 19}) \\ C_a = & 1.0 \ \text{pF} \ (\text{see Figure 19}) \\ \text{C1 and C2} = & \text{external capacitors} \ (\text{see Figure 18}) \\ C_{stray} = & \text{the total equivalent external circuit stray} \\ & \text{capacitance appearing across the crystal} \\ & \text{terminals} \end{array}$

crystal can be estimated to be:

The oscillator can be "trimmed" on–frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSC_{in} and OSC_{out} pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. Circuit stray capacitance can also be handled by adding the appropriate stray value to the values for C_{in} and C_{out}. For this approach, the term Cstray becomes 0 in the above expression for C_L.

A good design practice is to pick a small value for C1 such as 5 o 10 pF. Next, C2 is calculated. C1 < C2 results in a more robust circuit for start–up and is more tolerant of crystal parameter variations.

Power is dissipated in the effective series resistance of the crystal R_e , in Figure 20. The maximum drive level specified by the crystal manufacturer represents the maximum stress that the crystal can withstand without damage or excessive shift in operating frequency. R1 in Figure 18 limits the drive level. The

use of R1 is not necessary in most cases.

To verify that the maximum DC supply voltage does not cause the crystal to be overdriven, monitor the output frequency at the REF_{out} pin (OSC_{out} is not used because loading impacts the oscillator). The frequency should increase very slightly as the DC supply voltage is increased. An overdriven crystal decreases in frequency or becomes unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start–up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful (see Table 2).

Figure 18. Pierce Crystal Oscillator Circuit





Figure 19. Parasitic Capacitances of the Amplifier and C_{stray}



Figure 20. Equivalent Crystal Networks



NOTE: Values are supplied by crystal manufacturer (parallel resonant crystal).

Technical Note TN–24, Statek Corp. Technical Note TN–7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit–Definitions and Method of Measurement", Proc. IEEE, Vol 57, No. 2, Feb. 1969

D. Kemper, L Rosine, "Quartz Crystals for Frequency Control", Electro–Technology, June 1969

P.J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May 1966

D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985

D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985

See web site Lansdale.com for ML145170 software.

Table 2. Partial List of Crystal Manufacturers

CTS Corp.				
United States Crystal Corp.				
Crystek Crystal				
Statek Corp.				
Fox Electronics				
NOTE:	Lansdale cannot recommend one supplier over another and in no			

way suggests that this is a complete listing of crystal manufactuers.



PHASE-LOCKED LOOP-LOW PASS FILTER DESIGN

NOTES:

- 1. For (C), R₁ is frequently split into two series resistors; each resistor is equal to R₁ divided by 2. A capacitor C_C is then placed from the midpoint to ground to further filter the error pulses. The value of C_C should be such that the corner frequency of this network does not significantly affect ω_n .
- 2. The φR and φV outputs swing rail-to-rail. Therefore, the user should be careful not to exceed the common mode input range of the op amp.
- 3. For the latest information on MC33077 or equivalent, contact ON Semiconductor.

DEFINITIONS:

N = Total Division Ratio in Feedback Loop

- K_{ϕ} (Phase Detector Gain) = $V_{DD}/4\pi$ volts per radian for PD_{out}
- K_{ϕ} (Phase Detector Gain) = $V_{DD}/2\pi$ volts per radian for ϕ_V and ϕ_R

$$K_{VCO} (VCO \text{ Gain}) = \frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$$

For a nominal design starting point, the user might consider a damping factor $\zeta \approx 0.7$ and natural loop frequency $\omega_n \approx (2\pi f_R/50)$ where f_R is the frequency at the phase detector input. Larger ω_n values result in faster loop lock times and, for similar sideband filtering, higher f_R -related VCO sidebands.

RECOMMENDED READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.

Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.

Blanchard, Alain, *Phase–Locked Loops: Application to Coherent Receiver Design*, New York, Wiley–Interscience, 1976.

Egan, William F., Frequency Synthesis by Phase Lock, New York, Wiley-Interscience, 1981

Rohde, Ulrich, L., Digital PLL Frequency Synthesizers Theory and Design, Englewood Cliffs, NJ, Prentice-Hall 1983.

Berlin, Howard M., Design of Phase-Locked Loop Circuits with Experiments, Indianapolis, Howard W. Sams and Co. 1978.

Kinley, Harold., The PLL Synthesizer Cookbook, Blue Ridge Summit, PA, Tab Books, 1980.

Seidman, Arthur H., Integrated Circuits Applications Handbook, Chapter 17, pp. 538-586. New York, John Wiley & Sons.

Fadrhons, Jan, "Design and Analyze PLLs on a Programmable Calculator," *EDN*. March 5, 1980.

AN535, Phase-Locked Loop Design Fundamentals, Motorola Semiconductor Products, Inc.

AR254, Phase–Locked Loop Design Articles, Motorola Semiconductor Products, Inc., Reprinted with permission from *Electronic Design*, 1987.

AN1207, The MC145170 in Basic HF and VHF Oscillators, Motorola Semiconductor Products, Inc., 1992.

AN1671, MC145170 PSpice Modeling Kit, Motorola Semiconductor Products, Inc., 1998.



Figure 21. Example Application

NOTES:

- 1. The ϕ_R and ϕ_V outputs are fed to an external combiner/loop filter. See the Phase–Locked Loop—Low–Pass Filter Design page for additional information. The ϕ_R and ϕ_V outputs swing rail–to–rail. Therefore, the user should be careful not to exceed the common mode input range of the op amp used in the combiner/loop filter.
- 2. For optimum performance, bypass the V_{DD} pin to V_{SS} (GND) with one or more low–inductance capacitors.
- 3. The R counter is programmed for a divide value = OSC_{in}/f_R . Typically, f_R is the tuning resolution required for the VCO. Also, the VCO frequency divided by $f_R = N$, where N is the divide value of the N counter.
- 4. May be an R-C low-pass filter.
- 5. May be a bipolar transistor.



Figure 22. Low Frequency Operation Using DC Coupling

NOTE: The signals at Points A and B may be low-frequency sinusoidal or square waves with slow edge rates or noisy signal edges. At Points C and D, the signals are cleaned up, have sharp edge rates, and rail-to-rail signal swings. With signals as described at Points C and D, the ML145170 is guaranteed to operate down to a frequency as low as DC. Refer to the MC74HC14A data sheet for input switching levels

and hysteresis voltage range.



Figure 23. Input Impedance at f_{in} — Series Format (R + jX) (5.0 MHz to 185 MHz)

Marker	Frequency (MHz)	Resistance (Ω)	Reactance (Ω)	Capacitance (pF)
1	5	2390	- 5900	5.39
2	100	39.2	- 347	4.58
3	150	25.8	- 237	4.48
4	185	42.6	- 180	4.79

Figure 24. Cascading Two ML145170 Devices



NOTES:

1. The 33 k Ω resistor is needed to prevent the D_{in} pin from floating. (The D_{out} pin is a three–state output.) 2. See related Figures 25, 26, and 27.





R Register Bits of Device #2 in Figure 24

R Register Bits of Device #1 in Figure 24 Figure 27. Accessing the N Registers of Two Cascaded ML145170 Devices



NOTE: At this point, the new data is transferred to the N registers of both devices and stored. No other registers are affected.

Figure 28. Cascading Two Different Device Types



NOTES:

- 1. The 33 k Ω resistor is needed to prevent the D_{in} pin from floating (The D_{out} pin is a three–state output.) 2. This PLL Frequency Synthesizer may be a ML12210, ML12202, etc.,...
- 3. See related Figures 29, 30, and 31.



NOTE

۶

Ł

8N

N15

R

В7

B8

R15

×

 \times

×

 \times

×

Din

N Register Bits of Device #1 in Figure 28

R Register Bits of Device #2 in Figure 28

NOTE: At this point, the new data is transferred to the R register of Device #2 and N register of Device #1 and stored. No other registers are affected.



< ∼

CLK

ENB



OUTLINE DIMENSIONS



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Typical " parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.

www.lansdale.com