## 3.3 V, Crystal to 25 MHz, 100 MHz, 125 MHz and 200 MHz Dual HCSL Clock Generator

#### Description

The NB3N5573 is a precision, low phase noise clock generator that supports PCI Express and Ethernet requirements. The device accepts a 25 MHz fundamental mode parallel resonant crystal and generates a differential HCSL output at 25 MHz, 100 MHz, 125 MHz or 200 MHz clock frequencies. Outputs can interface with LVDS with proper termination (See Figure 4).

This device is housed in 5.0 mm x 4.4 mm narrow body TSSOP 16 pin package.

#### **Features**

- Uses 25 MHz Fundamental Mode Parallel Resonant Crystal
- External Loop Filter is Not Required
- HCSL Differential Output or LVDS with Proper Termination
- Four Selectable Multipliers of the Input Frequency
- Output Enable with Tri-State Outputs
- PCIe Gen1, Gen2, Gen3 Jitter Compliant
- Phase Noise: @ 100 MHz


Offset Noise Power 100 Hz -109.4 dBc1 kHz  $-127.8 \, dBc$ -136.2 dBc 10 kHz 100 kHz -138.8 dBc 1 MHz -138.2 dBc 10 MHz -161.4 dBc 20 MHz  $-163.00 \, dBc$ 

- Typical Period Jitter RMS of 1.5 ps
- Operating Range 3.3 V ±10%
- Industrial Temperature Range –40°C to +85°C
- These are Pb-Free Devices



#### ON Semiconductor®

www.onsemi.com



A = Assembly Location

= Wafer Lot = Year

Υ


W

= Work Week = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.






Figure 2. Pin Configuration (Top View)

#### **Table 1. PIN DESCRIPTION**

Pin	Symbol	I/O	Description		
1	S0	Input	LVTTL/LVCMOS frequency select input 0. Internal pullup resistor to V <sub>DD</sub> . See output select table 2 for details.		
2	S1	Input	LVTTL/LVCMOS frequency select input 1. Internal pullup resistor to V <sub>DD</sub> . See output select Table 2 for details.		
12, 16	$V_{DD}$	Power Supply	Positive supply voltage pins are connected to +3.3 V supply voltage.		
4	X1/CLK	Input	Crystal or Clock input. Connect to 25 MHz crystal source or single-ended clock.		
5	X2	Input	Crystal input. Connect to a 25 MHz crystal or leave unconnected for clock input.		
6	OE	Input	Output enable tri-states output when connected to GND. Internal pullup resistor to V <sub>DD</sub> .		
7, 13	GND	Power Supply	Ground 0 V. These pins provide GND return path for the devices.		
9	I <sub>REF</sub>	Output	Output current reference pin. Precision resistor (typ. 475 $\Omega$ ) is connected to set the output current.		
11	CLK1	HCSL or LVDS Output	Noninverted clock output. (For LVDS levels see Figure 4)		
10	CLK1	HCSL or LVDS Output	Inverted clock output. (For LVDS levels see Figure 4)		
15	CLK0	HCSL or LVDS Output	Noninverted clock output. (For LVDS levels see Figure 4)		
14	CLK0	HCSL or LVDS Output	Inverted clock output. (For LVDS levels see Figure 4)		
3, 8	NC		Do not connect		

# Table 2. OUTPUT FREQUENCY SELECT TABLE WITH 25MHz CRYSTAL

S1*	S0*	CLK Multiplier f <sub>CLKout</sub> (	
L	L	1x	25
L	Н	4x	100
Н	L	5x	125
Н	Н	8x	200

<sup>\*</sup>Pins S1 and S0 default high when left open.

## **Recommended Crystal Parameters**

Crystal	Fundamental AT–Cut
Frequency	25 MHz
Load Capacitance	16-20 pF
Shunt Capacitance, C0	7 pF Max
Equivalent Series Resistance	50 Ω Max
Initial Accuracy at 25 °C	±20 ppm
Temperature Stability	±30 ppm
Aging	±20 ppm

**Table 3. ATTRIBUTES** 

Charact	Value		
ESD Protection	ESD Protection Human Body Model		
RPU – OE, S0 and S1 Pull-up Ro	100 kΩ		
Moisture Sensitivity, Indefinite Tin	Level 1		
Flammability Rating	UL 94 V-0 @ 0.125 in		
Transistor Count	7623		
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test			

<sup>1.</sup> For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>DD</sub>	Positive Power Supply	GND = 0 V		4.6	V
VI	Input Voltage (V <sub>IN</sub> )	GND = 0 V	$GND \leq V_I \leq V_DD$	–0.5 V to V <sub>DD</sub> +0.5 V	V
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W
θJC	Thermal Resistance (Junction-to-Case)	(Note 3)	TSSOP-16	33 to 36	°C/W
T <sub>sol</sub>	Wave Solder			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. DC CHARACTERISTICS ( $V_{DD} = 3.3 \text{ V} \pm 10\%$ , GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to +85°C, Note 4)

Symbol	Characteristic	Min	Тур	Max	Unit
VDD	Power Supply Voltage	2.97	3.3	3.63	V
I <sub>DD</sub>	Power Supply Current		120	135	mA
I <sub>DDOE</sub>	Power Supply Current when OE is Set Low			65	mA
V <sub>IH</sub>	Input HIGH Voltage (X/CLK, S0, S1, and OE)	2000		V <sub>DD</sub> + 300	mV
$V_{IL}$	Input LOW Voltage (X/CLK, S0, S1, and OE)	GND - 300		800	mV
V <sub>OH</sub>	Output HIGH Voltage for HCSL Output (See Figure 5)	660	700	850	mV
V <sub>OL</sub>	Output LOW Voltage for HCSL Output (See Figure 5)	-150	0	150	mV
V <sub>cross</sub>	Crossing Voltage Magnitude (Absolute) for HCSL Output	250		550	mV
$\Delta V_{cross}$	Change in Magnitude of V <sub>cross</sub> for HCSL Output		·	150	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>2.</sup> Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.

3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

<sup>4.</sup> Measurement taken with outputs terminated with  $R_S = 33.2 \Omega$ ,  $R_L = 49.9 \Omega$ , with test load capacitance of 2 pF and current biasing resistor set at 475  $\Omega$ . See Figure 3.

Table 6. AC CHARACTERISTICS ( $V_{DD}$  = 3.3 V ±10%, GND = 0 V,  $T_A$  = -40°C to +85°C; Note 5)

Symbol	Characteristic	Min	Тур	Max	Unit
f <sub>CLKIN</sub>	Clock/Crystal Input Frequency		25		MHz
f <sub>CLKOUT</sub>	Output Clock Frequency	25		200	MHz
$\theta_{NOISE}$	Phase–Noise Performance f <sub>CLKx</sub> = 200 MHz/100 MHz				dBc/Hz
	@ 100 Hz offset from carrier		-103/-109		7
	@ 1 kHz offset from carrier		-118/-127.8		7
	@ 10 kHz offset from carrier		-122/-136.2		1
	@ 100 kHz offset from carrier		-130/-138.8		1
	@ 1 MHz offset from carrier		-132/-138.2		1
	@ 10 MHz offset from carrier		-149/-164		7
<sup>†</sup> JITTER	Period Jitter Peak-to-Peak (Note 6) f <sub>CLKx</sub> = 200 MHz		10	20	ps
	Period Jitter RMS (Note 6) f <sub>CLKx</sub> = 200 MHz		1.5	3	
	Cycle–Cycle RMS Jitter (Note 7) f <sub>CLKx</sub> = 200 MHz		2	5	
	Cycle–to–Cycle Peak to Peak Jitter (Note 7) f <sub>CLKx</sub> = 200 MHz		20	35	ps
$t_{JIT(\Phi)}$	Additive Phase RMS Jitter, Integration Range 12 kHz to 20 MHz		0.4		ps
OE	Output Enable/Disable Time		10		μs
t <sub>DUTY_CYCLE</sub>	Output Clock Duty Cycle (Measured at cross point)	45	50	55	%
t <sub>R</sub>	Output Risetime (Measured from 175 mV to 525 mV, Figure 5)	175	340	700	ps
t <sub>F</sub>	Output Falltime (Measured from 525 mV to 175 mV, Figure 5)	175	340	700	ps
$\Delta t_{R}$	Output Risetime Variation (Single–Ended)			125	ps
$\Delta t_{F}$	Output Falltime Variation (Single–Ended)			125	ps
Stabilization Time	Stabilization Time From Powerup V <sub>DD</sub> = 3.3 V		3.0		ms

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.


<sup>5.</sup> Measurement taken from differential output on single–ended channel terminated with R<sub>S</sub> = 33.2 Ω, R<sub>L</sub> = 49.9 Ω, with test load capacitance of 2 pF and current biasing resistor set at 475 Ω. See Figure 3.
6. Sampled with 10000 cycles.
7. Sampled with 1000 cycles.

Table 7. ELECTRICAL CHARACTERISTICS - PHASE JITTER PARAMETERS

Symbol	Parameter	Conditions (Notes 8 and 9)	Min	Тур	Max	Unit
t <sub>jphPCleG1</sub>		PCIe Gen 1 (Notes 10 and 11)		10	86	ps (p-p)
		PCIe Gen 2 Lo Band 10 kHz < f < 1.5 MHz (Note 10)		0.2	3	ps (rms)
<sup>t</sup> jphPCleG2		PCIe Gen 2 High Band 1.5 MHz < f < Nyquist (50 MHz) (Note 10)		0.9	3.1	ps (rms)
t <sub>jphPCle</sub> G3	RMS Phase Jitter	PCIe Gen 3 (PLL BW of 2–4 MHz, CDR = 10 MHz) (Note 10)		0.2	1	ps (rms)
		QPI & SMI (100.00 MHz or 133.33 MHz, 4.8 Gb/s, 6.4 Gb/s 12UI) (Note 12)		0.1	0.5	ps (rms)
<sup>t</sup> jphQPI_SMI	t <sub>jphQPI_</sub> SMI	QPI & SMI (100.00 MHz, 8.0 Gb/s, 12UI) (Note 12)		0.1	0.3	ps (rms)
		QPI & SMI (100.00 MHz, 9.6 Gb/s, 12UI) (Note 12)		0.07	0.2	ps (rms)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **HCSL INTERFACE**



<sup>8.</sup> Applies to all outputs.

<sup>9.</sup> Guaranteed by design and characterization, not tested in production

<sup>10.</sup> See http://www.pcisig.com for complete specs

<sup>11.</sup> Sample size of at least 100K cycles. This figures extrapolates to 108 ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>12.</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.3.

#### LVDS COMPATIBLE INTERFACE





Figure 4. Typical Termination for LVDS Device Load




#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N5573DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
NB3N5573DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

## TSSOP-16 CASE 948F



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSIONS: MILLIMETERS

16X 1.26

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding t

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative