# LNK562-564 LinkSwitch-LP Family

**POWER** integrations™

Energy Efficient Off-Line Switcher IC for Linear Transformer Replacement

# **Product Highlights**

# **Lowest System Cost and Advanced Safety Features**

- Lowest component count switcher
- Very tight parameter tolerances using proprietary IC trimming technology and transformer construction techniques enable Clampless™designs – decreases component count/system cost and increases efficiency
- Meets industry standard requirements for thermal overload protection – eliminates the thermal fuse used with linear transformers or additional components in RCC designs
- Frequency jittering greatly reduces EMI enables low cost input filter configuration
- Meets HV creepage requirements between DRAIN and all other pins, both on the PCB and at the package
- Proprietary E-Shield<sup>™</sup> transformer eliminates Y-capacitor

#### **Superior Performance over Linear and RCC**

- Hysteretic thermal shutdown protection automatic recovery improves field reliability
- Universal input range allows worldwide operation
- Auto-restart reduces delivered power by >85% during short circuit and open loop fault conditions
- Simple ON/OFF control, no loop compensation needed
- High bandwidth provides fast turn on with no overshoot and excellent transient load response

#### **EcoSmart™- Energy Efficiency Technology**


- Easily meets all global energy efficiency regulations with no added components
- No-load consumption <150 mW at 265 VAC input
- ON/OFF control provides constant efficiency to very light loads – ideal for mandatory CEC regulations

#### **Applications**

- Chargers for cell/cordless phones, PDAs, power tools, MP3/portable audio devices, shavers etc.
- Standby and auxiliary supplies

## **Description**

LinkSwitch™-LP switcher ICs cost effectively replace all unregulated isolated linear transformer based (50/60 Hz) power supplies up to 3 W output power. For worldwide operation, a single universal input design replaces multiple linear transformer based designs. The self-biased circuit achieves an extremely low no-load consumption of under 150 mW. The internal oscillator frequency is jittered to significantly reduce both quasipeak and average EMI, minimizing filter cost.






Figure 1. Typical Application – not a Simplified Circuit (a) and Output Characteristic Envelope (b).

Output Power Table <sup>1</sup>						
	230 VA	C ±15%	85-265 VAC			
Product⁴	Adapter <sup>2</sup>	Open Frame <sup>3</sup>	Adapter <sup>2</sup>	Open Frame <sup>3</sup>		
LNK562P/G/D	1.9 W	1.9 W	1.9 W	1.9 W		
LNK563P/G/D	2.5 W	2.5 W	2.5 W	2.5 W		
LNK564P/G/D	3 W	3 W	3 W	3 W		

Table 1. Output Power Table.

#### Notes:

- Output power may be limited by specific application parameters including core size and Clampless operation (see Key Application Considerations).
- 2. Minimum continuous power in a typical non-ventilated enclosed adapter measured at 50 °C ambient.
- 3. Minimum practical continuous power in an open frame design with adequate heat sinking, measured at 50 °C ambient.
- Packages: P: DIP-8B, G: SMD-8B, D: SO-8C. For lead-free package options, see Part Ordering Information.




Figure 2. Functional Block Diagram.

# **Pin Functional Description**

#### DRAIN (D) Pin:

The power MOSFET drain connection provides internal operating current for both startup and steady-state operation.

#### BYPASS (BP) Pin:

A 0.1  $\mu$ F external bypass capacitor for the internally generated 5.8 V supply is connected to this pin.

# FEEDBACK (FB) Pin:

During normal operation, switching of the power MOSFET is controlled by this pin. MOSFET switching is disabled when a current greater than 70  $\mu$ A flows into this pin.

#### SOURCE (S) Pin:

This pin is the power MOSFET source connection. It is also the ground reference for the BYPASS and FEEDBACK pins.

# **LinkSwitch-LP Functional Description**

LinkSwitch-LP comprises a 700 V power MOSFET switch with a power supply controller on the same die. Unlike conventional PWM (pulse width modulation) controllers, it uses a simple ON/OFF control to regulate the output voltage. The controller consists of an oscillator, feedback (sense and logic) circuit, 5.8 V regulator, BYPASS pin undervoltage circuit, over-temperature protection, frequency jittering, current limit circuit, and leading edge blanking.




Figure 3. Pin Configuration.

#### Oscillator

The typical oscillator frequency is internally set to an average of 66/83/100 kHz for the LNK562, 563 & 564 respectively. Two signals are generated from the oscillator: the maximum duty cycle signal ( $DC_{MAX}$ ) and the clock signal that indicates the beginning of each switching cycle.

The oscillator incorporates circuitry that introduces a small amount of frequency jitter, typically 5% of the switching frequency, to minimize EMI. The modulation rate of the frequency jitter is set to 1 kHz to optimize EMI

reduction for both average and quasi-peak emissions. The frequency jitter, which is proportional to the oscillator frequency, should be measured with the oscilloscope triggered at the falling edge of the DRAIN voltage waveform. The waveform in Figure 4 illustrates the frequency jitter. The oscillator frequency is reduced when the FB pin voltage is less than 1.69 V as described below.

# **Feedback Input Circuit**

The feedback input circuit at the FB pin consists of a low impedance source follower output set at 1.69 V. When the current delivered into this pin exceeds 70 μA, a low logic level (disable) is generated at the output of the feedback circuit. This output is sampled at the beginning of each cycle on the rising edge of the clock signal. If high, the power MOSFET is turned on for that cycle (enabled), otherwise the power MOSFET remains off (disabled). Since the sampling is done only at the beginning of each cycle, subsequent changes in the FB pin voltage or current during the remainder of the cycle are ignored. When the FB pin voltage falls below 1.69 V, the oscillator frequency linearly reduces to typically 48% at the auto-restart threshold voltage of 0.8 V. This function limits the power supply output current at output voltages below the rated voltage regulation threshold V<sub>R</sub> (see Figure 1).

# 5.8 V Regulator and 6.3 V Shunt Voltage Clamp

The 5.8 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.8 V by drawing a current from the voltage on the DRAIN, whenever the MOSFET is off. The BYPASS pin is the internal supply voltage node. When the MOSFET is on, the device runs off of the energy stored in the bypass capacitor. Extremely low power consumption of the internal circuitry allows LinkSwitch-LP to operate continuously from the current drawn from the DRAIN pin. A bypass capacitor value of 0.1  $\mu\text{F}$  is sufficient for both high frequency decoupling and energy storage.

In addition, there is a 6.3 V shunt regulator clamping the BYPASS pin at 6.3 V when current is provided to the BYPASS pin externally. This facilitates powering the device externally through a resistor from the bias winding to decrease the no-load consumption.

#### **BYPASS Pin Undervoltage**

The BYPASS pin undervoltage circuitry disables the power MOSFET when the BYPASS pin voltage drops below 4.85 V. Once the BYPASS pin voltage drops below 4.85 V, it must rise back to 5.8 V to enable (turn on) the power MOSFET.

#### **Over-Temperature Protection**

The thermal shutdown circuitry senses the die temperature. The threshold is set at 142 °C typical with a 75 °C hysteresis. When the die temperature rises above this threshold (142 °C) the power MOSFET is disabled and remains disabled until the die temperature falls by 75 °C, at which point the MOSFET is re-enabled.

#### **Current Limit**

The current limit circuit senses the current in the power MOSFET. When this current exceeds the internal threshold ( $I_{LIMIT}$ ), the power MOSFET is turned off for the remainder of that cycle. The leading edge blanking circuit inhibits the current limit comparator for a short time ( $t_{LEB}$ ) after the power MOSFET is turned on. This leading edge blanking time has been set so that current spikes caused by capacitance and rectifier reverse recovery time will not cause premature termination of the MOSFET conduction.




Figure 4. Frequency Jitter at fosc.

#### **Auto Restart**

In the event of a fault condition such as output short circuit or an open loop condition, LinkSwitch-LP enters into auto-restart operation. An internal counter clocked by the oscillator gets reset every time the FB pin voltage exceeds the FEEDBACK Pin Auto-Restart Threshold Voltage ( $V_{FB(AR)}$ ). If the FB pin voltage drops below  $V_{FB(AR)}$  for more than 100 ms, the power MOSFET switching is disabled. The auto-restart alternately enables and disables the switching of the power MOSFET at a duty cycle of typically 12% until the fault condition is removed.




Figure 5. 6 V, 330 mA CV/CC Linear Replacement Power Supply.

# **Applications Example**

The circuit shown in Figure 5 is a typical implementation of a 6 V, 330 mA, constant voltage, constant current (CV/CC) output power supply.

AC input differential filtering is accomplished with the very low cost input filter stage formed by C1 and L1. The proprietary frequency jitter feature of the LNK564 eliminates the need for an input pi filter, so only a single bulk capacitor is required. Adding a sleeve may allow the input inductor L1 to be used as a fuse as well as a filter component. This very simple Filterfuse™ input stage further reduces system cost. Alternatively, a fusible resistor RF1 may be used to provide the fusing function.

Input diode D2 may be removed from the neutral phase in applications where decreased EMI margins and/or decreased input surge withstand is allowed. In such applications, D1 will need to be an 800 V diode.

The power supply utilizes simplified bias winding voltage feedback, enabled by LNK564 ON/OFF control. The resistor divider formed by R1 and R2 determine the output voltage across the transformer bias winding during the switch OFF time. In the V/I constant voltage region, the LNK564 device enables/disables switching cycles to maintain 1.69 V on the FB pin. Diode D3 and low cost ceramic capacitor C3 provide rectification and filtering of the primary feedback winding waveform. At increased loads, beyond the constant power threshold, the FB pin voltage begins to reduce as the power supply output voltage falls. The internal oscillator frequency is linearly reduced in this region until it reaches typically 50% of the starting frequency. When the FB pin voltage drops below the auto-restart threshold (typically 0.8 V on the FB pin, which is equivalent to 1 V to 1.5 V at the

output of the power supply), the power supply will turn OFF for 800 ms and then turn back on for 100 ms. It will continue in this mode until the auto-restart threshold is exceeded. This function reduces the average output current during an output short circuit condition.

No-load consumption can be further reduced by increasing C3 to 0.47  $\mu\text{F}$  or higher.

A Clampless primary circuit is achieved due to the very tight tolerance current limit trimming techniques used in manufacturing the LNK564, plus the transformer construction techniques used. Peak drain voltage is therefore limited to typically less than 550 V at 265 VAC, providing significant margin to the 700 V minimum drain voltage specification (BV<sub>DSS</sub>).

Output rectification and filtering is achieved with output rectifier D4 and filter capacitor C5. Due to the autorestart feature, the average short circuit output current is significantly less than 1 A, allowing low cost rectifier D4 to be used. Output circuitry is designed to handle a continuous short circuit on the power supply output. Diode D4 is an ultra-fast type, selected for optimum V/I output characteristics. Optional resistor R3 provides a preload, limiting the output voltage level under noload output conditions. Despite this preload, no-load consumption is within targets at approximately 140 mW at 265 VAC. The additional margin of no-load consumption requirement can be achieved by increasing the value of R4 to 2.2 k $\Omega$  or higher while still maintaining output voltage well below the 9 V maximum specification Placement is left on the board for an optional Zener clamp (VR1) to limit maximum output voltage under open loop conditions, if required.

# **Key Application Considerations**

# **Output Power Table**

The data sheet maximum output power table (Table 1) represents the maximum practical continuous output power level that can be obtained under the following assumed conditions:

- The minimum DC input voltage is 90 V or higher for 85 VAC input, or 240 V or higher for 230 VAC input or 115 VAC with a voltage doubler. The value of the input capacitance should be large enough to meet these criteria for AC input designs.
- 2. Secondary output of 6 V with a Schottky rectifier diode.
- 3. Assumed efficiency of 70%.
- 4. Voltage only output (no secondary-side constant current circuit).
- 5. Discontinuous mode operation ( $K_p > 1$ ).
- 6. A suitably sized core to allow a practical transformer design (see Table 2).
- 7. The part is board mounted with SOURCE pins soldered to a sufficient area of copper to keep the SOURCE pin temperature at or below 100 °C.
- 8. Ambient temperature of 50 °C for open frame designs and an internal enclosure temperature of 60 °C for adapter designs.

	LinkSwitch-LP Device			
Core Size	LNK562	LNK563	LNK564	
EE13	1.1 W	1.4 W	1.7 W	
EE16	1.3 W	1.7 W	2 W	
EE19	1.9 W	2.5 W	3 W	

Table 2. Estimate of Transformer Power Capability vs. LinkSwitch-LP Device and Core Size at a Flux Density of 1500 Gauss (150 mT).

Below a value of 1,  $K_p$  is the ratio of ripple to peak primary current. Above a value of 1,  $K_p$  is the ratio of primary MOSFET OFF time to the secondary diode conduction time. Due to the flux density requirements described below, typically a LinkSwitch-LP design will be discontinuous, which also has the benefit of allowing lower-cost fast (vs. ultra-fast) output diodes and reducing EMI.

#### **Clampless Designs**

Clampless designs rely solely on the drain node capacitance to limit the leakage inductance induced peak drain-to-source voltage. Therefore the maximum AC input line voltage, the value of  $V_{\rm OR}$ , the leakage inductance energy, (a function of leakage inductance and peak primary current), and the primary winding capacitance determine the peak drain voltage. With no significant dissipative element present, as is the case with an external clamp, the longer duration of the leakage inductance ringing can increase EMI.

The following requirements are recommended for a universal input or 230 VAC only Clampless design:

- 1. Clampless designs should only be used for P  $_{\rm O}$   $\leq$  2.5 W using a V  $_{\rm OB}$  of  $\leq$  90 V
- 2. For designs with  $P_0 \le 2$  W, a two-layer primary must be used to ensure adequate primary intra-winding capacitance in the range of 25 pF to 50 pF.
- 3. For designs with  $2 < P_o \le 2.5$  W, a bias winding must be added to the transformer using a standard recovery rectifier diode (1N4003– 1N4007) to act as a clamp. This bias winding may also be used to externally power the device by connecting a resistor from the bias winding capacitor to the BYPASS pin. This inhibits the internal high-voltage current source, reducing device dissipation and no-load consumption.
- 4. For designs with  $P_{\rm o}$  >2.5 W, Clampless designs are not practical and an external RCD or Zener clamp should be used.
- Ensure that worst-case, high line, peak drain voltage is below the BV<sub>DSS</sub> specification of the internal MOSFET and ideally ≤ 650 V to allow margin for design variation.

 $\rm V_{OR}$  (Reflected Output Voltage), is the secondary output plus output diode forward voltage drop that is reflected to the primary via the turns ratio of the transformer during the diode conduction time. The  $\rm V_{OR}$  adds to the DC bus voltage and the leakage spike to determine the peak drain voltage.

#### **Audible Noise**

The cycle skipping mode of operation used in LinkSwitch-LP can generate audio frequency components in the transformer. To limit this audible noise generation, the transformer should be designed such that the peak core flux density is below 1500 Gauss (150 mT). Following this guideline and using the standard transformer production technique of dip varnishing, practically eliminates audible noise. Vacuum impregnation of the transformer is not recommended, as it does not provide any better reduction of audible noise than dip varnishing. And although vacuum impregnation has the benefit of increased transformer capacitance (which helps in Clampless designs), it can also upset the mechanical design of the transformer, especially if shield windings are used. Higher flux densities are possible, increasing the power capability of the transformers above what is shown in Table 2. However careful evaluation of the audible noise performance should be made using production transformer samples before approving the desian.

Ceramic capacitors that use dielectrics such as Z5U, when used in clamp circuits, may also generate audio noise. If this is the case, try replacing them with a capacitor having a different dielectric or construction, for example a film type.




Figure 6. Recommended Circuit Board Layout for LinkSwitch-LP using P Package (Assumes a HVDC Input Stage).

## **Bias Winding Feedback**

To give the best output regulation in bias winding designs, a slow diode such as the 1N400x series should be used as the rectifier. This effectively filters the leakage inductance spike and reduces the error that this would give when using fast recovery time diodes. The use of a slow diode is a requirement in Clampless designs.

#### **LinkSwitch-LP Layout Considerations**

## Layout

See Figure 6 for a recommended circuit board layout for LinkSwitch-LP (P & G package).

#### **Single Point Grounding**

Use a single point ground connection from the input filter capacitor to the area of copper connected to the SOURCE pins.

# Bypass Capacitor (C<sub>BP</sub>)

The BYPASS pin capacitor should be located as near as possible to the BYPASS and SOURCE pins.

#### **Primary Loop Area**

The area of the primary loop that connects the input filter capacitor, transformer primary and LinkSwitch-LP together should be kept as small as possible.

#### **Primary Clamp Circuit**

An external clamp may be used to limit peak voltage on the DRAIN pin at turn off. This can be achieved by using an RCD clamp or a Zener (~200 V) and diode clamp across the primary winding. In all cases, to minimize EMI, care should be taken to minimize the circuit path from the clamp components to the transformer and LinkSwitch-LP.




Figure 7. Recommended Circuit Board Layout for LinkSwitch-LP using D Package (Assumes a HVDC Input Stage).

#### **Thermal Considerations**

The copper area underneath the LinkSwitch-LP acts not only as a single point ground, but also as a heatsink. As it is connected to the quiet source node, this area should be maximized for good heat sinking of LinkSwitch-LP. The same applies to the cathode of the output diode.

# **Y-Capacitor**

The placement of the Y-type cap should be directly from the primary input filter capacitor positive terminal to the common/return terminal of the transformer secondary. Such a placement will route high magnitude common-mode surge currents away from the LinkSwitch-LP device. Note: If an input pi (C, L, C) EMI filter is used, then the inductor in the filter should be placed between the negative terminals on the input filter capacitors.

## **Output Diode**

For best performance, the area of the loop connecting the secondary winding, the output diode and the output filter capacitor should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminals of the diode for heat sinking. A larger area is preferred at the quiet cathode terminal. A large anode area can increase high-frequency radiated EMI.

#### **Quick Design Checklist**

As with any power supply design, all LinkSwitch-LP designs should be verified on the bench to make sure that component specifications are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended:

# LNK562-564

- Maximum drain voltage Verify that V<sub>DS</sub> does not exceed 650 V at the highest input voltage and peak (overload) output power. A 50 V margin to the 700 V BV<sub>DSS</sub> specification gives margin for design variation, especially in Clampless designs.
- 2. Maximum drain current At maximum ambient temperature, maximum input voltage and peak output (overload) power, verify drain current waveforms for any signs of transformer saturation and excessive leading-edge current spikes at startup. Repeat under steady state conditions and verify that the leading-edge current spike event is below I<sub>LIMIT(MIN)</sub> at the end of the t<sub>LEB(MIN)</sub>. Under all conditions, the maximum DRAIN current should be below the specified absolute maximum ratings.
- 3. Thermal Check At specified maximum output power, minimum input voltage and maximum ambient temperature, verify that the temperature specifications are not exceeded for LinkSwitch-LP, transformer, output diode and output capacitors. Enough thermal margin should be allowed for part-to-part variation of the R<sub>DS(ON)</sub> of LinkSwitch-LP as specified in the data sheet. Under low line and maximum power, a maximum LinkSwitch-LP SOURCE pin temperature of 100 °C is recommended to allow for these variations.

# **Design Tools**

Up-to-date information on design tools can be found at the Power Integrations web site: www.power.com.

## **ABSOLUTE MAXIMUM RATINGS**(1,6)

DRAIN Voltage	700 V
Peak DRAIN Current	
Peak Negative Pulsed Drain Current (see	Fig. 11)100 mA <sup>(3)</sup>
FEEDBACK Voltage	0.3 V to 9 V
FEEDBACK Current	100 mA
BYPASS Voltage	0.3 V to 9 V
Storage Temperature	65 °C to 150 °C
Operating Junction Temperature <sup>(4)</sup>	40 °C to 150 °C
Lead Temperature <sup>(5)</sup>	260 °C

#### / Notes:

- 1. All voltages referenced to SOURCE,  $T_{\Delta} = 25$  °C.
- 2. The higher peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V.
- A 3. Duration not to exceed 2 μs.
  - 4. Normally limited by internal circuitry.
- 5. 1/16 in. from case for 5 seconds.
- 6. Maximum ratings specified may be applied, one at a time, without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability.

## THERMAL RESISTANCE

#### Notes:

- 1. Measured on pin 2 (SOURCE) close to plastic interface.
- 2. Measured on pin 8 (SOURCE) close to plastic interface.
- 3. Soldered to 0.36 sq. in. (232 mm²), 2 oz. (610 g/m²) copper clad.
- 4. Soldered to 1 sq. in. (645 mm<sup>2</sup>), 2 oz. (610 g/m<sup>2</sup>) copper clad.

		I			1			I
Parameter	Symbol	Conditions SOURCE = 0 V; $T_J = -40$ to 125 °C See Figure 8 (Unless Otherwise Specified)			Min	Тур	Max	Units
CONTROL FUNCTION	NS	'			'	'	'	'
				LNK562	61	66	71	
Output Frequency	f <sub>osc</sub>	$T_J = 25  ^{\circ}\text{C}$ $V_{FB} = 1.69  \text{V}$	Average	LNK563	77	83	89	kHz
		V <sub>FB</sub> = 1.09 V		LNK564	93	100	107	
Ratio of Output Frequency At Auto-Restart to f <sub>osc</sub>	f <sub>OSC(AR)</sub>	$T_J = 25$ °C, $V_{FB} = V_{FB(AR)}$			48		%	
Frequency Jitter		Peak-Peak Jitter, T <sub>J</sub> = 25 °C			5		%	
Maximum Duty Cycle	DC <sub>MAX</sub>	S2 Open		66	70		%	
FEEDBACK Pin Turnoff Threshold Current	I <sub>FB</sub>	T <sub>J</sub> = 25 °C See Note A		56	70	84	μА	
FEEDBACK Pin Voltage at Turnoff Threshold	$V_{FB}$	T <sub>J</sub> = 0 to 125 °C See Note A		1.60	1.69	1.78	V	
	I <sub>S1</sub>	$V_{FB} \ge 2 \text{ V}$ (MOSFET Not Switching) See Note B			160	220	μА	
DRAIN Supply Current		FEEDBACK Open (MOSFET Switching) See Notes B, C			220	260	μА	

				1	1	I	
Parameter	Symbol	$\begin{array}{c} \textbf{Conditio} \\ \text{SOURCE} = 0 \text{ V; T}_{\text{J}} = \\ \text{See Figure} \\ \text{(Unless Otherwise} \end{array}$	Min	Тур	Max	Units	
CONTROL FUNCTIO	NS (cont.)					ı	
BYPASS Pin Charge Current	CH1	$V_{BP} = 0 \text{ V, } T_{J} = 25 \text{ °C}$ $V_{BP} = 4 \text{ V, } T_{J} = 25 \text{ °C}$		-5.5 -3.8	-3.3 -2.3	-1.8 -1.0	- mA
BYPASS Pin Voltage	V <sub>BP</sub>			5.55	5.8	6.10	V
BYPASS Pin Voltage Hysteresis	V <sub>BPH</sub>			0.8	0.95	1.2	V
BYPASS Pin Supply Current	I <sub>BPSC</sub>	See Note E		84			μА
CIRCUIT PROTECTIO	N						
Current Limit	I <sub>LIMIT</sub>	di/dt = 40 mA/ $\mu$ s T <sub>J</sub> = 25 °C		124	136	148	mA
Power Coefficient	l <sup>2</sup> f	di/dt = 40 mA/µs T <sub>J</sub> = 25 °C	LNK562 LNK563 LNK564	1099 1381 1665	1221 1535 1850	1380 1735 2091	A <sup>2</sup> Hz
Leading Edge Blanking Time	t <sub>LEB</sub>	T <sub>J</sub> = 25 °C See Note F		220	265		ns
Thermal Shutdown Temperature	T <sub>SD</sub>			135	142	150	°C
Thermal Shutdown Hysteresis	T <sub>SHD</sub>	See Note G			75		°C
OUTPUT							
ON-State		1. 10	T <sub>J</sub> = 25 °C		48	55	
Resistance	R <sub>DS(ON)</sub>	$I_D = 13 \text{ mA}$	T <sub>J</sub> = 100 °C		76	88	Ω
OFF-State Drain Leakage Current	l <sub>DSS</sub>	$V_{BP} = 6.2 \text{ V}, V_{FB} \ge 2 \text{ V}, V_{DS} = 560 \text{ V},$ $T_{J} = 25 \text{ °C}$				50	μА
Breakdown Voltage	BV <sub>DSS</sub>	$V_{BP} = 6.2 \text{ V}, V_{FB} \ge 2 \text{ V},$ See Note H, $T_{J} = 25 ^{\circ}\text{C}$		700			V
DRAIN Supply Voltage				50			V
Output Enable Delay	t <sub>EN</sub>	See Figure 10				17	μS
Output Disable Setup Time	t <sub>DST</sub>				0.5		μS

Parameter	Symbol	Conditions  SOURCE = 0 V; T <sub>J</sub> = -40 to 125 °C  See Figure 8  (Unless Otherwise Specified)	Min	Тур	Max	Units
OUTPUT (cont.)						
FEEDBACK Pin Auto-Restart Threshold Voltage	$V_{\text{FB(AR)}}$	T <sub>J</sub> = 25 °C		0.8		V
Auto-Restart ON-Time		$V_{FB} = V_{FB(AR)}$ $T_J = 25  ^{\circ}\text{C}$		100		ms
Auto-Restart Duty Cycle	DC <sub>AR</sub>			12		%

#### NOTES:

A. In a scheme using a resistor divider network at the FB pin, where  $R_U$  is the resistor from the FB pin to the rectified bias voltage and  $R_L$  is the resistor from the FB pin to the SOURCE pin, the output voltage variation is influenced by  $V_{FB}$  and  $I_{FB}$  variations. To determine the contribution from the  $V_{FB}$  variation in percent, the following equation can be used:

$$x=100 imes \left(rac{V_{FB(MAX)}ig(rac{R_U+R_L}{R_L}ig)+I_{FB(TYP)}R_U}{V_{FB(TYP)}ig(rac{R_U+R_L}{R_L}ig)+I_{FB(TYP)}R_U}-1
ight)$$

To determine the contribution from  $I_{FR}$  variation in percent, the following equation can be used:

$$y = 100 imes \left(rac{V_{ extit{FB(TYP)}} \left(rac{R_U + R_L}{R_L}
ight) + I_{ extit{FB(MAX)}} R_U}{V_{ extit{FB(TYP)}} \left(rac{R_U + R_L}{R_L}
ight) + I_{ extit{FB(TYP)}} R_U} - 1
ight)$$

Since  $I_{FB}$  and  $V_{FB}$  are independent parameters, the composite variation in percent would be  $\pm \sqrt{x^2 + y^2}$ 

- B. Total current consumption is the sum of  $I_{S1}$  and  $I_{DSS}$  when FEEDBACK pin voltage is  $\geq$ 2 V (MOSFET not switching) and the sum of  $I_{S2}$  and  $I_{DSS}$  when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
- C Since the output MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN. An alternative is to measure the BYPASS pin current at 6 V.
- D. See Typical Performance Characteristics section Figure 16 for BYPASS pin startup charging waveform.
- E. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK pins and not any other external circuitry.
- F. This parameter is guaranteed by design.
- G. This parameter is derived from characterization.
- H. Breakdown voltage may be checked against minimum  $BV_{DSS}$  by ramping the DRAIN pin voltage up to but not exceeding minimum  $BV_{DSS}$ .




Figure 8. General Test Circuit.




Figure 9. Duty Cycle Measurement.




Figure 10. Output Enable Timing.




Figure 11. Peak Negative Pulsed DRAIN Current Waveform.

# **Typical Performance Characteristics**




Figure 12. Breakdown vs. Temperature.




Figure 14. Current Limit vs. Temperature.




Figure 16. BYPASS Pin Startup Waveform.




Figure 13. Frequency vs. Temperature.




Figure 15. FEEDBACK Pin Voltage vs. Temperature.




Figure 17. Output Characteristics.

# **Typical Performance Characteristics (cont.)**







Figure 18.  $C_{\rm oss}$  vs. Drain Voltage.

#### PDIP-8B (P Package) ⊕D\$ .004 (.10) .137 (3.48) Notes: MINÌMUM 1. Package dimensions conform to JEDEC specification -E-MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP) package with .300 inch row spacing. 2. Controlling dimensions are inches. Millimeter sizes are shown in parentheses. 3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .240 (6.10) .260 (6.60) .006 (.15) on any side. 4. Pin locations start with Pin 1, and continue counter-clockwise to Pin 8 when viewed from the top. The notch and/or dimple are aids in locating Pin 1. Pin 6 is omitted. 5. Minimum metal to metal spacing at the package body for the omitted lead location is .137 inch (3.48 mm). Pin 1 6. Lead width measured at package body. Lead spacing measured with the leads constrained to be .356 (9.05) .387 (9.83) perpendicular to plane T. -D-.057 (1.45) .068 (1.73) (NOTE 6) .125 (3.18) .015 (.38) .145 (3.68) MINIMUM -T-SEATING .008 (.20) .015 (.38) PLANE .118 (3.00) .140 (3.56) .300 (7.62) BSC .048 (1.22) .053 (1.35) (NOTE 7) .100 (2.54) BSC **P08B** .300 (7.62) .014 (.36) .022 (.56) TED\$ .010 (.25) M .390 (9.91) PI-2551-081716





# **Part Ordering Information**



Revision	Notes	Date
Е	Final Release Data Sheet.	10/05
F	Revision of PI-3924.	10/05
G	Added SO-8C Package.	2/07
Н	Updated Part Ordering Information section with Halogen Free.	11/08
I	Updated with new Brand Style Logo.	06/15
J	Updated PDIP-8B (P Package) and SMD-8B (G Package) per PCN-16232.	08/16

#### For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

#### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE-iDriver, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2016, Power Integrations, Inc.

#### **Power Integrations Worldwide Sales Support Locations**

#### World Headquarters

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 **Customer Service:** Phone: +1-408-414-9665 Fax: +1-408-414-9765 e-mail: usasales@power.com

#### China (Shanghai)

Rm 2410, Charity Plaza, No. 88 North Caoxi Road Shanghai, PRC 200030 Phone: +86-21-6354-6323 Fax: +86-21-6354-6325 e-mail: chinasales@power.com

#### China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 Fax: +86-755-8672-8690 e-mail: chinasales@power.com

#### Germany

80337 Munich Germany Phone: +49-895-527-39110 Fax: +49-895-527-39200

Lindwurmstrasse 114

#### Germany

HellwegForum 1 59469 Ense Germany Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@ power.com

#### India

#1, 14th Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 e-mail: indiasales@power.com

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701

Fax: +39-028-928-6009 e-mail: eurosales@power.com e-mail: eurosales@power.com

# Japan

Kosei Dai-3 Bldg.

2-12-11, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 e-mail: japansales@power.com

#### Korea

RM 602, 6FL Korea City Air Terminal B/D. 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610 Fax: +82-2-2016-6630 e-mail: koreasales@power.com

# Singapore

51 Newton Road #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015 e-mail: singaporesales@power. com

#### Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist. Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 e-mail: taiwansales@power.com

#### UK

Cambridge Semiconductor, a Power Integrations company Westbrook Centre, Block 5. 2nd Floor Milton Road Cambridge CB4 1YG Phone: +44 (0) 1223-446483 e-mail: eurosales@power.com