SID11x2K
SCALE-iDriver Family

Up to 8 A Single Channel IGBT/MOS Gate Driver
Providing Reinforced Galvanic Isolation

power integrations™

PRELIMINARY

Product Highlights

Highly Integrated, Compact Footprint
- Split outputs providing up to 8 A peak drive current
- Integrated FluxLink™ technology providing safe isolation between primary-side and secondary-side
- Rail-to-rail stabilized output voltage
- Unipolar supply voltage for secondary-side
- Suitable for 600 V / 650 V / 1200 V IGBT and MOSFET switches
- Up to 250 kHz switching frequency
- Low propagation delay time 260 ns
- Propagation delay jitter ±5 ns
- -40 °C to 125 °C operating ambient temperature
- High common-mode transient immunity
- eSOP package with 9.5 mm creepage and clearance

Advanced Protection / Safety Features
- Undervoltage lock-out protection for primary and secondary-side (UVLO) and fault feedback
- Short-circuit protection using V_{CESAT} monitoring and fault feedback diodes* or resistor chain** (see Figure 1)
- Advanced Soft Shut Down (ASSD)

Full Safety and Regulatory Compliance
- 100% production partial discharge test
- 100% production HIPOT compliance testing at 6 kV RMS 1 s
- Reinforced insulation meets VDE 0884-10

Green Package
- Halogen free and RoHS compliant

Applications
- General purpose and servo drives
- UPS, solar, welding inverters and power supplies

Description

The SID11x2K is a single channel IGBT and MOSFET driver in an eSOP package. Reinforced galvanic isolation is provided by Power Integrations' innovative solid insulator FluxLink technology. The up to 8 A peak output drive current enables the product to drive devices up to 450 A (typ) without requiring any additional active components. For gate drive requirements that exceed the stand-alone capability of the SID1182K's, an external amplifier (booster) may be added. Stable positive and negative voltages for gate control are provided by one unipolar isolated voltage source.

Additional features such as short-circuit protection (DESAT) with Advanced Soft Shut Down (ASSD), undervoltage lock-out (UVLO) for primary-side and secondary-side and rail-to-rail output with temperature and process compensated output impedance guarantee safe operation even in harsh conditions.

Controller (PWM and fault) signals are compatible with 5 V CMOS logic, which may also be adjusted to 15 V levels by using external resistor divider.

Product Portfolio

Product[1]	Peak Output Drive Current
SID1132K	2.5 A
SID1152K	5.0 A
SID1182K	8.0 A

Table 1. SCALE-iDriver Portfolio.
Notes:
1. Package: eSOP-R16B.


Figure 2. eSOP-R16B Package.

Figure 1. Typical Application Schematic.

PI-7949-050316

This Product is Covered by Patents and/or Pending Patent Applications.

Figure 3.   Functional Block Diagram.

Pin Functional Description

VCC Pin (Pin 1):
This pin is the primary-side supply voltage connection.

GND Pin (Pin 3-6):
This pin is the connection for the primary-side ground potential.
All primary-side voltages refer to the pin.

IN Pin (Pin 7):
This pin is the input for the logic command signal.

SO Pin (Pin 8):
This pin is the output for the logic fault signal (open drain).

NC Pin (Pin 9):
This pin must be un-connected. Minimum PCB pad size for soldering is required.

VEE Pin (Pin 10):
Common (IGBT emitter/MOSFET source) output supply voltage.

VCE Pin (Pin 11):
This pin is the desaturation monitoring voltage input connection.

VGXX Pin (Pin 12):
This pin is the bootstrap and charge pump supply voltage source.

GH Pin (Pin 13):
This pin is the driver output – sourcing current (turn-on) connection.

VISO Pin (Pin 14):
This pin is the input for the secondary-side positive supply voltage.

COM Pin (Pin 15):
This pin provides the secondary-side reference potential.

GL Pin (Pin 16):
This pin is the driver output – sinking current (turn-off).

Figure 4.   Pin Configuration.

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

SCALE-iDriver Functional Description

The single channel SCALE-iDriver™ family is designed to drive IGBTs and MOSFETs or other semiconductor power switches with a blocking voltage of up to 1200 V and provide reinforced isolation between micro-controller and the power semiconductor switch. The logic input (PWM) command signals applied via the IN pin and the primary supply voltage supplied via the VCC pin are both reference to the GND pin. The working status of the power semiconductor switch and SCALE-iDriver is monitored via the SO pin.

PMW command signals are transferred from the primary (IN) to secondary-side via FluxLink isolation technology. The GH pin supplies a positive gate voltage and charges the semiconductor gate during the turn-on process. The GL pin supplies the negative voltage and discharges the gate during the turn-off process.

Short-circuit protection is implemented using a desaturation detection technique monitored via the VCE pin. After the SCALE-iDriver detects a short-circuit, the semiconductor turn-off process is implemented using an Advanced Soft Shut Down (ASSD) technique.

Power Supplies

The SID11x2K normally requires two power supplies. One is the primary-side (V_{VCC}) which powers the primary-side logic and communication with the secondary (insulated) side. One supply voltage is required for the secondary-side, V_{TOT} is applied between the VISO pin and the COM pin. V_{TOT} needs to be insulated from the primary-side and must provide at least the same insulation capabilities as the SCALE-iDriver. V_{TOT} must have a low capacitive coupling to the primary or any other secondary-side. The positive gate-emitter voltage is provided by V_{VISO} which is internally generated and stabilized to 15 V (typically) with respect to VEE. The negative gate-emitter voltage is provided by V_{VEE} with respect to COM. Due to the limited current sourcing capabilities of the VEE pin, any additional load needs to be applied between the VISO and COM pins. No additional load between VISO and VEE pins or between VEE and COM pins is allowed.

Input and Fault Logic (Primary-Side)

The input (IN) and output (SO) logic is designed to work directly with micro-controllers using 5 V CMOS logic. If the physical distance between the controller and the SCALE-iDriver is large or if a different logic level is required the resistive divider in Figure 5, or Schmitt-trigger ICs (Figures 13 and 14) can be used. Both solutions adjust the logic level as necessary and will also improve the driver's noise immunity.

Gate driver commands are transferred from the IN pin to the GH and GL pins with a propagation delay $t_{P(LH)}$ and $t_{P(HL)}$ as described in the data sheet.

During normal operation, when there is no fault detected, the SO pin stays at high impedance (open). Any fault is reported by connecting the SO pin to GND. The SO pin stays low as long as the V_{VCC} voltage (primary-side) stays below $UVLO_{VCC}$, and the propagation delay is negligible. If desaturation is detected (there is a short-circuit), or the supply voltages V_{VISO}, V_{VEE}, (secondary-side) drop below $UVLO_{VISO}$, $UVLO_{VEE}$, the SO status changes with a delay time t_{FAULT} and keeps status low for a time defined as t_{SO}. In case of a fault condition the driver applies the off-state (the GL pin is connected to COM). During the t_{SO} period, command signal transitions from the IN pin are ignored. A new turn-on command transition is required before the driver will enter the on-state.

The SO pin current is defined as I_{SO}; voltage during low status is defined as $V_{SO(FAULT)}$.

Output (Secondary-Side)

The gate of the power semiconductor switch to be driven can be connected to the SCALE-iDriver output via pins GH and GL, using two


Figure 5.   Increased Threshold Voltages V_{IN+LT} and V_{IN+HT}. For $R_1 = 3.3\ k\Omega$ and $R_2 = 1\ k\Omega$ the IN Logic Level is 15 V.

different resistor values. Turn-on gate resistor R_{GON} needs to be connected to the GH pin and turn-off gate resistor R_{GOFF} to the GL pin. If both gate resistors have the same value, the GL and GH pins can be connected together. Note: The SCALE-iDriver data sheet defines the R_{GH} and R_{GL} values as total resistances connected to the respective pins GH and GL. Note that most power semiconductor data sheets specify an internal gate resistor R_{GINT} which is already integrated into the power semiconductor switch. In Addition to R_{GINT}, external resistor devices R_{GON} and R_{GOFF} are specified to setup the gate current levels to the application requirements. Consequently, R_{GH} is the sum of R_{GON} and R_{GINT}, as shown in Figures 9 and 10. Careful consideration should be given to the power dissipation and peak current associated with the external gate resistors.

The GH pin output current source (I_{GH}) of SID1182K is capable of handling up to 7.3 A during turn-on, and the GL pin output current source (I_{GL}) is able to sink up to 8.0 A during turn-off. The SCALE-iDriver's internal resistances are described as R_{GHI} and R_{GLI} respectively. If the gate resistors for SCALE-iDriver family attempt to draw a higher peak current, the peak current will be internally limited to a


Figure 6.   Turn-On Peak Output Current (Source) vs. Ambient Temperature. Conditions: $V_{CC} = 5\ V$, $V_{TOT} = 25\ V$, $f_s = 20\ kHz$, Duty Cycle = 50%.

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

Figure 7. *Turn-Off Peak Output Current (Sink) vs. Ambient Temperature. Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, f_S = 20 kHz, Duty Cycle = 50%*


Figure 8. *Turn-On and Turn-Off Peak Output Current vs. Secondary-Side Total Supply Voltage (V_{TOT}). Conditions: V_{VCC} = 5 V, T_A = 25 °C, R_{GH} = 4 Ω, R_{GL} = 3.4 Ω, C_{LOAD} = 100 nF, f_S = 1 kHz, Duty Cycle = 50%.*

safe value, see Figures 6 and 7. Figure 8 shows the peak current that can be achieved for a given supply voltage for same gate resistor values, load capacitance and layout design.

Short-Circuit Protection

The SCALE-iDriver uses the semiconductor desaturation effect to detect short-circuits and protects the device against damage by employing an Advanced Soft Shut Down (ASSD) technique. Desaturation can be detected using two different circuits, either with diode sense circuitry D_{VCE} (Figure 9) or with resistors R_{VCEX} (Figure 10). With the help of a well stabilized V_{VISO} and a Schottky diode (D_{STO}) connected between semiconductor gate and VISO pin the short-circuit current value can be limited to a safe value.

During the off-state, the VCE pin is internally connected to the COM pin and C_{RES} is discharged (red curve in Figure 11 represents the potential of the VCE pin). When the power semiconductor switch receives a turn-on command, the collector-emitter voltage (V_{CE}) decreases from the off-state level same as the DC-link voltage to a normally much lower on-state level (see blue curve in Figure 11) and C_{RES} begins to be charged up to the V_{CE} saturation level ($V_{CE\ SAT}$). C_{RES} charging time depends on the resistance of R_{VCEX} (Figure 10), DC-link voltage and C_{RES} value. The V_{CE} voltage during on-state is continuously observed and compared with a reference voltage, V_{DES}. The V_{DES} level is optimized for IGBT applications. As soon as $V_{CE}>V_{DES}$ (red circle in Figure 11), the driver turns off the power semiconductor switch with a controlled collector current slope, limiting the V_{CE} overvoltage excursions to below the maximum collector-emitter voltage (V_{CES}). Turn-on commands during this time and during t_{SO} are ignored, and the SO pin is connected to GND.

The response time t_{RES} is the C_{RES} charging time and describes the delay between V_{CE} asserting and the voltage on the VCE pin rising (see Figure 11). Response time should be long enough to avoid false tripping during semiconductor turn-on and is adjustable via R_{RES} and C_{RES} (Figure 9) or R_{VCE} and C_{RES} (Figure 10) values. It should not be longer than the period allowed by the semiconductor manufacturer.

Safe Power-Up and Power-Down

During driver power-up and power-down, several unintended input / output states may occur. In order to avoid these effects, it is recommended that the IN pin is kept at logic low during power-up


Figure 9. *Short-Circuit Protection using Rectifier Diode D_{VCE}.*

and power-down. Any supply voltage related to VCC, VISO, VEE and VGXX pins should be stabilized using ceramic capacitors C_1, C_{S1}, C_{S2}, C_{GXX} respectively as shown in Figure 1. After supply voltages reach their nominal values, the driver will begin to function after a time delay t_{START}.

Short-Pulse Operation

If command signals applied to the IN pin are shorter than the minimum specified by $t_{GE(MIN)}$, then SCALE-iDriver output signals, GH and GL pins, will extend to value $t_{GE(MIN)}$. The duration of pulses longer than $t_{GE(MIN)}$ will not be changed.

PRELIMINARY

power integrations™
www.power.com

Figure 10. Short-Circuit Protection using a Resistor Chain R$_{VCEX}$.

Figure 11. Short-Circuit Protection using Resistors Chain R$_{VCEX}$.

Advanced Soft Shut Down (ASSD)

This function is activated after a short-circuit is detected. It protects the IGBT against destruction by ending the turn-on state and limiting the current slope in order to keep momentary V$_{CE}$ overvoltages below V$_{CES}$. This function is particularly suited to IGBT applications. Figure 12 shows how the ASSD function operates. The V$_{CE}$ desaturation is visible during time period P1 (yellow line). During this time, the gate-emitter voltage (V$_{GE}$ – green line) is kept very stable. Collector current (pink line) is also well stabilized and limited to a safe value.

At the end of period P1, V$_{GE}$ is reduced during t$_{FSSD1}$. Due to collector current decrease a small V$_{CE}$ overvoltage is seen. During t$_{FSSD1}$ V$_{GE}$ is further reduced and the gate of the power semiconductor switch is further discharged. During t$_{FSSD2}$ additional small V$_{CE}$ overvoltage events may occur. Once VGE drops below the gate threshold of the IGBT, the collector current has decayed almost to zero and the remaining gate charge is removed - ending the short-circuit event. The whole short-circuit current detection and safe switch-off is lower than 10 μs (8 μs in this example).


Figure 12. Advanced Soft Shut Down Function.

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

Application Examples and Components Selection

Figures 13 and 14 show the schematic and typical components used for a SCALE-iDriver design. In both cases the primary-side supply voltage (V_{VCC}) is connected between VCC and GND pins and supported through a blocking ceramic capacitor C_1 (4.7 μF typically). If the command signal voltage level is higher than the rated IN pin voltage (in this case 15 V) a resistive voltage divider should be used. Additional capacitor C_F and Schmitt trigger IC_1 can be used to provide input signal filtering. The SO output has 5 V logic and the R_{SO} is selected so that it does not exceed absolute maximum rated I_{SO} current.

The secondary-side isolated power supply (V_{TOT}) is connected between VISO and COM. The positive voltage rail (V_{VISO}) is supported through 4.7 μF ceramic capacitors C_{S21} and C_{S22} connected in parallel. The negative voltage rail (V_{VEE}) is similarly supported through capacitors

C_{S11} and C_{S12}. The gate charge will vary according to the type of power semiconductor switch that is being driven. Typically, C_{S11} + C_{S12} should be at least 3 μF multiplied by the total gate charge of the power semiconductor switch (Q_{GATE}) divided by 1 μC. A 10 nF capacitor C_{GXX} is connected between the GH and VGXX pins.

The gate of the power semiconductor switch is connected through resistor R_{GON} to the GH pin and by R_{GOFF} to the GL pin. If the value of R_{GON} is the same as R_{GOFF} the GH pin can be connected to the GL pin and a common gate resistor can be connected to the gate. In each case, proper consideration needs to be given to the power dissipation and temperature performance of the gate resistors.

To ensure gate voltage stabilization and collector current limitation during a short-circuit, the gate is connected to the VISO pin through a Schottky diode D_{STO} (for example PMEG4010).


Figure 13. SCALE-iDriver Application Example using a Resistor Chain for Desaturation Detection.


Figure 14. SCALE-iDriver Application Example using Diodes for Desaturation Detection.

PRELIMINARY

power integrations™

www.power.com

To avoid parasitic power-switch-conduction during system power-on, the gate is connected to COM through 6.8 kΩ resistor.

Figure 13 shows how switch desaturation can be measured using resistors $R_{VCE2} - R_{VCE11}$. In this example all the resistors have a value of 100 kΩ and 1206 size. The total resistance is 1 MΩ. The resistors should be chosen to limit current to between 0.6 mA to 0.8 mA at maximum DC-link voltage. The sum of $R_{VCE2} - R_{VCE11}$ should be approximately 1 MΩ for 1200 V semiconductors and 500 kΩ for 600 V semiconductors. In each case the resistor string must be selected so as to provide (at least) functional insolation between collector of the semiconductor and SCALE-iDriver. The low leakage diode D_{CL} keeps the short-circuit duration constant over a wide DC-link voltage range.

Response time is set up through R_{VCE} and C_{RES} (typically 120 kΩ and 33 pF respectively for 1200 V semiconductors). If short-circuit detection proves to be too sensitive, the C_{RES} value can be increased. The maximum short-circuit duration must be limited to the maximum value given in the semiconductor data sheet.

Figure 14 illustrates how diodes D_{VCE1} and D_{VCE2} may be used to measure switch desaturation. For insulation, two diodes in SMD packages are used (STTH212U for example). R_{RES} connected to VISO guarantees current flow through the diodes when the semiconductor is in the on-state. When the switch desaturates, C_{RES} starts to be charged through R_{RES}. In this configuration the response time is controlled by R_{RES} and C_{RES}. In this application example $C_{RES} = 33$ pF and $R_{RES} = 62$ kΩ; if desaturation is too sensitive or the short-circuit duration too long, both C_{RES} and R_{RES} can be adjusted.

Figure 15 shows the recommended PCB layout and corresponds to the schematic in Figure 13. The 10 1206 package resistors are replaced by 2 470 kΩ MiniMelf resistors. The PCB is a two layer design. It is important to ensure that PCB traces do not cover the area below the desaturation resistors or diodes D_{VCE1} and D_{VCE2}. This is a critical design requirement to avoid coupling capacitance with the SCALE-iDriver's VCE pin and isolation issues within the PCB.

Gate resistors are located physically close to the power semiconductor switch. As these components can get hot, it is recommended that they are placed away from the SCALE-iDriver.

Power Dissipation and IC Junction Temperature Estimation

First calculation in designing the power semiconductor switch gate driver stage is to calculate the required gate power - P_{DRV}. The power is calculated based on equation 1:

$$P_{DRV} = Q_{GATE} \times f_S \times V_{TOT} \tag{1}$$

where,

Q_{GATE} – Controlled power semiconductor switch gate charge (derived for the particular gate potential range defined by V_{TOT}). See semiconductor manufacturer data sheet.

f_S – switching frequency which is same as applied to the IN pin of SCALE-iDriver.

V_{TOT} – SCALE-iDriver secondary-side supply voltage.

In addition to P_{DRV}, P_P (primary-side IC power dissipation) and P_{SNL} (secondary-side IC power dissipation without capacitive load) must be considered. Both are ambient temperature and switching frequency dependent (see typical performance characteristics).

$$P_P = V_{VCC} \times I_{VCC} \tag{2}$$
$$P_{SNL} = V_{TOT} \times I_{VISO} \tag{3}$$

During IC operation, the P_{DRV} power is shared between turn-on (R_{GH}), turn-off (R_{GL}) external gate resistors and internal driver resistances R_{GHI} and R_{GLI}. For junction temperature estimation purposes, the dissipated power under load (P_{OL}) inside the IC can be calculated accordingly to equation 4:

$$P_{OL} = 0.5 \times Q_{GATE} \times f_S \times V_{TOT} \times \left(\frac{R_{GHI}}{R_{GHI} + R_{GH}} + \frac{R_{GHL}}{R_{GHL} + R_{GL}} \right) \tag{4}$$

R_{GH} and R_{GL} represent sum of external (R_{GON}, R_{GOFF}) and power semiconductor internal gate resistance (R_{GINT}):

$R_{GH} = R_{Gon} + R_{GINT}$, $R_{GL} = R_{Goff} + R_{GINT}$.

Total IC power dissipation (P_{DIS}) is estimated as sum of equations 2, 3 and 4:

$$P_{DIS} = P_P + P_{SNL} + P_{OL} \tag{5}$$

The operating junction temperature (T_{JOP}) for given ambient temperature (T_A) can be estimated according to equation 6:

$$T_{JOP} = \theta_{JA} \times P_{DIS} + T_A \tag{6}$$

Example

An example is given below,

$f_S = 20$ kHz, $T_A = 85$ °C, $V_{TOT} = 25$ V, $V_{VCC} = 5$ V.
$Q_{GATE} = 2.5$ μC (the gate charge value here should correspond to selected V_{TOT}), $R_{GINT} = 2.5$ Ω, $R_{GON} = R_{GOFF} = 1.8$ Ω.

$P_{DRV} = 2.5$ μC $\times$ 20 kHz $\times$ 25 V = 1.25 W, according to equation 1.
$P_P = 5$ V $\times$ 13.5 mA = 67 mW, according to equation 2 (see Figure 18).
$P_{SNL} = 25$ V $\times$ 7.5 mA = 185 mW, according to equation 3 (see Figure 20).

The dissipated power underload is:

$$P_{OL} = 0.5 \times 2.5\,\mu C \times 20\,kHz \times 25\,V \times$$
$$\left(\frac{1.45\,\Omega}{1.45\,\Omega + 4.3\,\Omega} + \frac{1.2\,\Omega}{1.2\,\Omega + 4.3\,\Omega} \right) \cong 0.3\,W,$$

according to equation 4.
$R_{GHI} = 1.45$ Ω as maximum data sheet value.
$R_{GHL} = 1.2$ Ω as maximum data sheet value.
$R_{GH} = R_{GL} = 1.8$ Ω + 2.5 Ω = 4.3 Ω.

$P_{DIS} = 67$ mW + 185 mW + 0.3 W = 0.552 W according to equation 5.
$T_{JOP} = 67$ °C/W $\times$ 0.552 W + 85 °C = 122 °C according to equation 6.

Estimated junction temperature for this design would be approximately 122 °C and is lower than the recommended maximum value. As the gate charge is not adjusted to selected V_{TOT} and internal IC resistor values are maximum values, it is understood that the example represents worst-case conditions.

power integrations™
www.power.com

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

7
Rev. A 05/16

Table 2 describes the recommended capacitor and resistor characteristics and layout requirements to achieve optimum performances of SCALE-iDriver.

Pin	Return to Pin	Recommended Value	Symbol	Notes
VCC	GND	4.7 μF	C_1	VCC blocking capacitor needs to be placed close to IC. Enlarged loop could result in inadequate VCC supply voltage during operation.
VISO	VEE	4.7 μF	C_{S21}/C_{S22}	25V X7R type is recommended. Example part number could be Murata 25 V part #GRM31CR71E475KA88. This capacitor needs to be close to IC pins.
VEE	COM	4.7 μF	C_{S11}/C_{S12}	25 V X7R type is recommended. Example part number could be Murata 25 V part #GRM31CR71E-475KA88. This capacitor needs to be close to IC pins.
VGXX	GH	10 nF	C_{GXX}	To avoid mis-operation, this pin should not be connected to anything else. This capacitor needs to be as close to IC pins as possible. 25 V X7R type is recommended. Example part number could be Yageo 25 V part#CC0603KRX7R9BB103.
VCE	COM	33 pF	C_{RES}	Select C_{RES} to achieve needed desaturation protection response time. 50 V COG/NPO is recommended. A value of 33 pF is initially recommended. Example part number could be KEMET 50 V part C0603C330J5GACTU. Any net and any other layer should provide a distance of greater than 4 mm to components C_{RES} in order to avoid parasitic effects (capacitance, creepage and CAF)
VCE			$R_{VCE}, D_{VCE}, C_{RES}, R_{RES}, D_{CL}$	Select R_{VCE} or R_{RES} for the proper operation of the short-circuit protection. Any net and any other layer should provide a distance of greater than 4 mm to components $R_{VCE}, D_{VCE}, R_{RES},$ and D_{CL} in order to avoid parasitic effects (capacitance, creepage and CAF).

Table 2.   PCB Layout Guidelines.

PRELIMINARY

power integrations™

www.power.com

Figure 15a. Top View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.

Figure 15b. Bottom View of Recommended PCB Layout. Corresponds to Schematic Shown in Figure 13.

power
integrations™

www.power.com

PRELIMINARY

This document contains information on a new product. Specifications and information herein are subject to change without notice.

9

Rev. A 05/16

Absolute Maximum Ratings[1]

Parameter	Symbol	Remarks	Min	Max	Units
Primary-Side Supply Voltage[2]	V_{VCC}	VCC - GND	-0.5	6.5	V
Secondary-Side Total Supply Voltage	V_{TOT}	VISO - COM	-0.5	30	V
Secondary-Side Positive Supply Voltage	V_{VISO}	VISO - VEE	-0.5	17.5	V
Secondary-Side Negative Supply Voltage	V_{VEE}	VEE - COM	-0.5	15	V
Logic Input Voltage (command signal)	V_{IN}	IN - GND	-0.5	$V_{VCC} + 0.5$	V
Logic Output Voltage (fault signal)	V_{SO}	SO - GND	-0.5	$V_{VCC} + 0.5$	V
Logic Output Current (fault signal)	I_{SO}	Positive Current Flowing in to the Pin		10	mA
VCE Pin Voltage	V_{VCE}	VCE - COM	-0.5	$V_{TOT} + 0.5$	V
Switching Frequency	f_S			250	kHz
Storage Temperature	T_S		-65	150	°C
Operating Junction Temperature	T_{JOP}		-40	150[3]	°C
Operating Ambient Temperature	T_A		-40	125	°C
Input Power Dissipation[4]	P_P	V_{VCC} = 5 V, V_{TOT} = 28 V, T_A = 25 °C f_S = 250 kHz		188	mW
Output Power Dissipation[4]	P_S			1602	
Total IC Power Dissipation[4]	P_{DJS}			1790	mW

NOTES:

1. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.

2. Defined as peak voltage measured directly on VCC pin.

3. Transmission of command signals could be affected by PCB layout parasitic inductances at junction temperatures higher than recommended.

4. Input Power Dissipation refers to equation 2. Output Power Dissipation is secondary-side IC power dissipation without capacitive load (P_{SNL}, equation 3) and dissipated power under load (P_{OL}, equation 4). Total IC power dissipation is sum of P_P and P_S.

Thermal Resistance

Thermal Resistance: eSOP-R16B Package:

(Primary-side θ_{JA}) .... 51 °C/W[1]
(Secondary-side θ_{JA}) .... 67 °C/W[1]
(Primary-side θ_{JC}) .... 22 °C/W[2]
(Secondary-side θ_{JC}) .... 34 °C/W[2]

Notes:
1. 2 oz. (610 g/m²) copper clad. Measured with layout shown in Figure 15.
2. The case temperature is measured at the plastic surface at the top of the package.

Parameter	Symbol	Conditions T_A = -40 °C to +125 °C See Note 1 (Unless Otherwise Specified)	Min	Typ	Max	Units
Recommended Operation Conditions						
Primary-Side Supply Voltage	V_{VCC}	VCC - GND	4.75		5.25	V
Secondary-Side Total Supply Voltage	V_{TOT}	VISO - COM	22		28	V
Logic Low Input Voltage	V_{IL}				0.5	V
Logic High Input Voltage	V_{IH}		3.3			V
Switching Frequency	f_S		0		75	kHz
Operating IC Junction Temperature	T_{JOP}		-40		125	°C

PRELIMINARY

power integrations™
www.power.com

Parameter	Symbol	Conditions T_A = -40 °C to +125 °C See Note 1 (Unless Otherwise Specified)	Min	Typ	Max	Units
Electrical Characteristics						
Logic Low Input Threshold Voltage	V_{IN+LT}	f_s = 0 Hz	0.6	1.25	1.8	V
Logic High Input Threshold Voltage	V_{IN+HT}	f_s = 0 Hz	1.7	2.2	3.05	V
Logic Input Voltage Hysteresis	V_{IN+HS}	f_s = 0 Hz	0.1			V
Input Bias Current	I_{IN}	V_{IN} = 5 V	56	113	165	μA
		V_{IN} > 3 V See Note 12		106		
Supply Current (Primary-Side)	I_{VCC}	V_{IN} = 0 V		11.0	18	mA
		V_{IN} = 5 V		16	24	
		f_s = 20 kHz		14.5	22	
		f_s = 75 kHz		16.3	24	
Supply Current (Secondary-Side)	I_{VISO}	V_{IN} = 0 V		6.0	9.0	mA
		V_{IN} = 5 V		7.0	10.0	
		f_s = 20 kHz		7.4	10.0	
		f_s = 75 kHz		10.3	14	
Power Supply Monitoring Threshold (Primary-Side)	$UVLO_{VCC}$	Clear Fault		4.28	4.65	V
		Set Fault	3.85	4.12		
		Hysteresis, See Notes 3, 4	0.02			
Power Supply Monitoring Threshold (Secondary-Side, Positive Rail V_{VISO})	$UVLO_{VISO}$	Clear Fault		12.85	13.5	V
		Set Fault, Note 3	11.7	12.35		
		Hysteresis	0.3			
Power Supply Monitoring Blanking Time, V_{VISO}	$UVLO_{VISO(BL)}$	Voltage Drop 13.5 V to 11.5 V See Note 12	0.5	3.0		μs
Power Supply Monitoring Threshold (Secondary-Side, Negative Rail V_{VEE})	$UVLO_{VEE}$	Clear Fault, V_{TOT} = 20 V		5.15	5.5	V
		Set Fault, V_{TOT} = 20 V	4.67	4.93		
		Hysteresis	0.1			
Power Supply Monitoring Blanking Time, V_{VEE}	$UVLO_{VEE(BL)}$	Voltage Drop 5.5 V to 4.5 V See Note 12	0.5			μs
Secondary-Side Positive Supply Voltage Regulation	$V_{VISO(HS)}$	21 V ≤ V_{TOT} ≤ 30 V, |i(VEE)| ≤ 1.5 mA	14.4	15.07	15.75	V
VEE Source Capability	$I_{VEE(SO)}$	V_{TOT} = 15 V, V_{VEE} set to 0 V	0.1			mA
		V_{TOT} = 25 V, V_{VEE} set to 7.5 V Absolute Values	1.85	3.3	4.5	
VEE Sink Capability	$I_{VEE(SI)}$	V_{TOT} = 25 V, V_{VEE} set to 12.5 V Absolute Values	1.74	3.1	4.5	mA

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

Parameter	Symbol	Conditions T_A = -40 °C to +125 °C See Note 1 (Unless Otherwise Specified)		Min	Typ	Max	Units
Electrical Characteristics (cont.)							
DESAT Detection Level	V_{DES}	VCE-VEE, V_{IN} = 5 V		7.2	7.8	8.3	V
DESAT Sink Current	I_{DES}	V_{VCE} = 10 V, V_{IN} = 0 V		15	28	50	mA
DESAT Bias Current	$I_{DES(BS)}$	V_{DES} > V_{VCE} > 0 V, V_{IN} = 5 V				1.0	μA
VCE Pin Capacitance	C_{VCE}	Between VCE and COM pins, See Note 12			12.5		pF
Turn-On Propagation Delay	$t_{P(LH)}$	T_A = 25 °C, See Note 5		180	253	340	ns
		T_A = 125 °C, See Note 5		210	278	364	
Turn-Off Propagation Delay	$t_{P(HL)}$	T_A = 25 °C, See Note 6		200	262	330	ns
		T_A = 125 °C, See Note 6		211	287	359	
Minimum Turn-On and Off Pulses	$t_{GE(MIN)}$	See Note 12				650	ns
Output Rise Time	t_R	C_G = 0, See Note 7		10	22	45	ns
		C_G = 10 nF, See Note 7	SID1132K See Note 12			450	
			SID1152K See Note 12			225	
			SID1182K	55	90	150	
Output Fall Time	t_F	C_G = 0, See Note 8		5	18	40	ns
		C_G = 10 nF See Note 8	SID1132K See Note 12			450	
			SID1152K See Note 12			225	
			SID1182K	40	81	150	
ASSD Rate of Change	t_{FSSD1}	VGE change from 14.5 V to 14 V, See Note 12		TBD	60		ns
	t_{FSSD2}	VGE change from 14.5 V to 2.5 V, See Note 12		950	1828	2800	
Propagation Delay Jitter		See Note 12			±5		ns
Fault Signalization Delay Time	t_{FAULT}	See Note 10			190	750	ns
SO Fault Signalization time	t_{SO}			6.8	10	13.4	μs
Power-On Start-Up Time	t_{START}	See Note 11				10000	μs
Gate Sourcing Peak Current, GH Pin	I_{GH}	$V_{GH} \geq V_{TOT}$ - 8.8 V C_G = 470 nF See Note 13	SID1132K See Note 12	1.2			A
			SID1152K See Note 12	2.4			
			SID1182K	3.6	4.6	5.5	
		R_G = 0, C_G = 47 nF See Notes 2, 13	SID1132K		2.4		
			SID1152K		4.8		
			SID1182K		7.3		

power integrations™
www.power.com

Parameter	Symbol	Conditions T_A = -40 °C to +125 °C See Note 1 (Unless Otherwise Specified)		Min	Typ	Max	Units
Electrical Characteristics (cont.)							
Gate Sinking Peak Current GL Pin	I_{GL}	$V_{GL} \leq 7.5$ V C_G = 470 nF V_{GL} is Referenced to COM	SID1132K See Note 12	1.3			A
			SID1152K See Note 12	2.6			
			SID1182K	4	4.8	5.5	
		$R_G = 0$, $C_G = 47$ nF See Note 2	SID1132K		2.6		
			SID1152K		5.2		
			SID1182K		8.0		
Turn-On Internal Gate Resistance	R_{GHI}	$I(GH) = -250$ mA $V_{IN} = 5$ V	SID1132K See Note 12			4.8	Ω
			SID1152K See Note 12			2.4	
			SID1182K		0.76	1.2	
Turn-Off Internal Gate Resistance	R_{GLI}	$I(GL) = 250$ mA $V_{IN} = 0$ V	SID1132K See Note 12			4	Ω
			SID1152K See Note 12			2	
			SID1182K		0.68	1.1	
Turn-On Gate Output Voltage	$V_{GH(ON)}$	$I(GH) = -6.6$ mA $V_{IN} = 5$ V — SID1132K See Note 12		V_{TOT}-0.04			V
		$I(GH) = -10$ mA $V_{IN} = 5$ V — SID1152K See Note 12					
		$I(GH) = -20$ mA $V_{IN} = 5$ V — SID1182K					
Turn-Off Gate Output Voltage (Referred to COM Pin)	$V_{GL(OFF)}$	$I(GL) = -6.6$ mA $V_{IN} = 0$ V — SID1132K See Note 12				0.04	V
		$I(GL) = -10$ mA $V_{IN} = 0$ V — SID1152K See Note 12					
		$I(GL) = -20$ mA $V_{IN} = 0$ V — SID1182K					
SO Output Voltage	$V_{SO(FAULT)}$	Fault Condition, $I_{SO} = 3.4$ mA, $V_{VCC} \geq 3.9$ V			250	450	mV
Electrical Characteristics (EMI)							
Common-Mode Transient Immunity, Logic High	$|CM_H|$	$V_{CM} = 1500$ V See Note 15		TBD			kV/μs
Static Common-Mode Transient Immunity, Logic Low	$|CM_L|$	$V_{CM} = 1500$ V See Note 15		TBD			kV/μs
Variable Magnetic Field Immunity	H_{HPEAK}	See Note 16			1000		A/m
	H_{LPEAK}	See Note 16			1000		

power integrations™
www.power.com

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

13
Rev. A 05/16

Parameter	Symbol	Conditions T_A = -40 °C to +125 °C See Note 1 (Unless Otherwise Specified)	Min	Typ	Max	Units
Package Characteristics (See Notes 12, 14)						
Distance Through the Insulation	DTI	Minimum Internal Gap (Internal Clearance)	0.4	0.46		mm
Minimum Air Gap (Clearance)	L1 (IO1)	Shortest Terminal-to-Terminal Distance Through Air	9.5			mm
Minimum External Tracking (Creepage)	L2 (IO2)	Shortest Terminal-to-Terminal Distance Across the Package Surface	9.5			mm
Tracking Resistance (Comparative Tracking Index)	CTI	DIN EN 60112 (VDE 0303-11): 2010-05 EN / IEC 30112:2003 + A1:2009	600			
Isolation Resistance, Input to Output *	R_{IO}	V_{IO} = 500 V, T_A = 25 °C	10^{12}			Ω
		V_{IO} = 500 V, 100 °C ≤ T_A ≤ Max	10^{11}			
Isolation Capacitance, Input to Output *	C_{IO}			1		pF
Package Insulation Characteristics						
Maximum Repetitive Peak Isolation Voltage	V_{IORM}			1414		V_{PEAK}
Input to Output Test Voltage	V_{PD}	Method A, After Environmental Tests Subgroup 1, V_{PR} = 1.6 × V_{IORM}, t = 10 s (qualification) Partial Discharge < 5 pC		2263		V_{PEAK}
		Method A, After Input/Output Safety Test Subgroup 2/3, V_{PR} = 1.2 x V_{IORM}, t = 10 s, (qualification) Partial Discharge < 5 pC		1697		
		Method B1, 100% Production Test, V_{PR} = 1.875 × V_{IORM}, t = 1 s Partial Discharge < 5 pC		2652		
Maximum Transient Isolation Voltage	V_{IOTM}	V_{TEST} = V_{IOTM}, t = 60 s (qualification), t = 1 s (100% production)		8000		V_{PEAK}
Maximum Surge Isolation Voltage	V_{IOSM}	Test Method Per IEC 60065, 1.2/50 μs Waveform, V_{TEST} = 1.6 x V_{IOSM} = 12800 V (qualification)		8000		V_{PEAK}
Insulation Resistance	R_S	V_{IO} = 500 V at T_S		>10^9		Ω
Maximum Case Temperature	T_S			150		°C
Safety Total Dissipated Power	P_S	T_A = 25 °C		1.79		W
Pollution Degree				2		
Climatic Classification				50/105/21		
UL1577						
Withstanding Isolation Voltage	V_{ISO}	V_{TEST} = V_{ISO}, t = 60 s (qualification), V_{TEST} = 1.2 × V_{ISO} = 6000 V_{RMS}, t = 1 s (100% production)		5000		V_{RMS}

* Note: All pins on each side of the barrier tied together creating a two-terminal device.

PRELIMINARY

This document contains information on a new product. Specifications and information herein are subject to change without notice.

**power** integrations™

www.power.com

Figure 16.   Thermal Derating Curve Showing Dependence of Limited Dissipated Power on Case Temperature (DIN V VDE V 0884-10).

Continuous device operating is allowed until reaching T_{JOP} or case temperature of 125 °C. Thermal stress beyond those values but below thermal derating curve may lead to permanent functional product damage. Operating beyond thermal derating curve may affect product reliability.

NOTES:

1. V_{VCC} = 5 V, V_{TOT} = 25 V; GH and GL pins are shorted together. R_G = 4Ω, C_G = 0; VCC pin is connected to the SO pin through a 2 kΩ resistor. The VGXX pin is connected to the GH pin through a 10 nF capacitor. Typical values are defined at T_A = 25 °C; f_S = 20 kHz, Duty Cycle = 50%. Positive currents are assumed to be flowing into pins.

2. Pulse width ≤ 10 μs, duty cycle ≤ 1%. The maximum value is controlled by the ASIC to a safe level. There is no need to limit the current by the application. The internal peak power is safely controlled for R_G ≥0 and power semiconductor module input gate capacitance (C_{IES}) ≤47 nF.

3. During very slow V_{VCC} power-up and power-down related to V_{TOT}, V_{VCC} and V_{VEE} respectively, several SO fault pulses may be generated.

4. SO pin connected to GND as long as V_{VCC} stays below minimum value. No signal transferred from primary to secondary-side.

5. V_{IN} potential changes from 0 V to 5 V within 10 ns. Delay is measured from 50% voltage increase on IN pin to 10% voltage increase on GH pin.

6. V_{IN} potential changes from 5 V to 0 V within 10 ns. Delay is measured from 50% voltage decrease on IN pin to 10% voltage decrease on GL pin.

7. Measured from 10% to 90% of V_{GE} (C_G simulates semiconductor gate capacitance). The V_{GE} is measured across C_G.

8. Measured from 90% to 10% of V_{GE} (C_G simulates semiconductor gate capacitance). The V_{GE} is measured across C_G.

9. ASSD function limits G-E voltage of controlled semiconductor in specified time. Conditions: C_G = 10 nF, V_{TOT} = V_{VISO} = 15 V, V_{VEE} = 0 V (VEE shorted to COM).

10. The amount of time needed to transfer fault event (UVLO or DESAT) from secondary-side to SO pin.

11. The amount of time after primary and secondary-side supply voltages (V_{VCC} and V_{TOT}) reach minimal required level for driver proper operation. No signal is transferred from primary to secondary-side during that time, and no fault condition will be transferred from the secondary-side to the primary-side.

12. Guaranteed by design.

13. Positive current is flowing out of the pin.

14. Safety distances are application dependent and the creepage and clearance requirements should follow specific equipment isolation standards of an application. Board design should ensure that the soldering pads of an IC maintain required safety relevant distances.

15. According to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12. Furthermore, safe command and fault signal transfer are assured during the common-mode noise duration.

16. Measured accordingly to IEC 61800-4-8 (f_S = 50 Hz, and 60 Hz) and IEC 61800-4-9.

PRELIMINARY
This document contains information on a new product. Specifications and information herein are subject to change without notice.

Typical Performance Characteristics

Figure 17. Input Bias Current vs. Ambient Temperature.
Conditions: V_{VCC} = 5 V, V_{IN} = 5 V, V_{TOT} = 25 V.

Figure 18. Supply Current Primary-Side I_{VCC} vs. Ambient Temperature.
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, No-Load.

Figure 19. Supply Current Primary-Side I_{VCC} vs. Switching Frequency.
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, T_A = 25 °C, $f_S \geq 0$ Hz
$\leq$ 250 kHz, No-Load.

Figure 20. Supply Current Secondary-Side I_{VISO} vs. Ambient Temperature.
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, No-Load.

Figure 21. Supply Current Secondary-Side I_{VISO} vs. Ambient Temperature.
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, No-Load.

Figure 22. Propagation Delay Time vs. Ambient Temperature.
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, f_S = 20 kHz, C_{LOAD} = 2.2 nF.

PRELIMINARY

power integrations™

www.power.com

Typical Performance Characteristics

Figure 23. *SO Fault Signalization Time vs. Ambient Temperature.*
Conditions: V_{VCC} = 5 V, V_{TOT} = 25 V, R_{SO} = 4.7 kΩ.

Figure 24. *Power Supply Monitoring $UVLO_{VCC}$ vs. Ambient Temperature.*
*Conditions: V_{TOT} = 25 V.*

Figure 25. *Power Supply Monitoring Hysteresis $UVLO_{VCC}$ vs. Ambient Temperature.*
Conditions: V_{TOT} = 25 V.


Figure 26. *Power Supply Monitoring Positive Rail $UVLO_{VISO}$ vs. Ambient Temperature. Conditions: V_{VCC} = 5 V.*


Figure 27 *Power Supply Monitoring Positive Rail Hysteresis $UVLO_{VISO}$ vs. Ambient Temperature. Conditions: V_{VCC} = 5 V.*

Figure 28. *Power Supply Monitoring Negative Rail $UVLO_{VEE}$ vs. Ambient Temperature. Conditions: V_{VCC} = 5 V.*

Typical Performance Characteristics

Figure 29. Power Supply Monitoring Negative Rail Hysteresis UVLO$_{VEE}$ vs. Ambient Temperature. Conditions: V$_{VCC}$ = 5 V.

Figure 30. Desaturation Detection Level V$_{DES}$ vs. Ambient Temperature. Conditions: V$_{VCC}$ = 5 V.

Figure 31. VEE Source Capability I$_{VEE(SO)}$ vs. Ambient Temperature and V$_{VISO}$. Conditions: V$_{VCC}$ = 5 V, f$_S$ = 20 kHz, Duty Cycle = 50%.

Figure 32. VEE Sink Capability I$_{VEE(SI)}$ vs. Ambient Temperature and V$_{VISO}$. Conditions: V$_{VCC}$ = 5 V, f$_S$ = 20 kHz, Duty Cycle = 50%.

PRELIMINARY

power integrations™

www.power.com

eSOP-R16B

TOP VIEW

- 0.023 [0.58]
- 0.018 [0.46]
- 13X
- 0.050 [1.27]
- ⊕ 0.010 [0.25] Ⓜ C A B
- 2X 0.004 [0.10] C B
- 0.350 [8.89]
- 16 ... 9
- 1 ... 8
- Pin #1 I.D. (Laser Marked)
- 0.045 [1.14] Ref.
- 0.080 [2.03] Ref.

BOTTOM VIEW

- 2X 0.004 [0.10] C A
- A 0.400 [10.16]
- 8 Lead Tips 0.006 [0.15] C
- 0.464 [11.79]
- 4 Lead Tips 0.006 [0.15] C
- 9 10 11 12 13 14 15 16
- 8 7 6 5 4 3 1
- 0.059 [1.50] Ref. Typ.
- 0.059 [1.50] Ref. Typ.
- 0.158 [4.01]
- 0.152 [3.86]
- 0.010 [0.24] Ref.

DETAIL A

- 0.057 [1.45] Ref.
- 0.010 [0.25]
- Gauge Plane
- Seating Plane
- 0° - 8°
- 0.040 [1.02]
- 0.028 [0.71]
- H
- C

- 0.020 [0.51] Ref.
- 0.022 [0.56] Ref.
- 0.019 [0.48] Ref.
- 0.032 [0.81]
- 0.029 [0.74]
- 0.028 [0.71] Ref.
- 0.010 [0.25] Ref.

SIDE VIEW

- 0.356 [9.04] Ref.
- 0.105 [2.67]
- 0.093 [2.36]
- 0.049 [1.23]
- 0.046 [1.16]
- 0.012 [0.30]
- 0.004 [0.10]
- Seating Plane to Molded Bumps Standoff
- Seating Plane
- 0.004 [0.10] C
- 12 Leads

END VIEW

- Detail A
- 0.306 [7.77] Ref.
- 0.016 [0.41]
- 0.011 [0.28]
- 12X
- 0.092 [2.34]
- 0.086 [2.18]

- 0.71 [.028]
- 1.27 [.050]
- 1.78 [.070]
- 11.68 [.460]
- Reference Solder Pad Dimensions
- 4.11 [.162]
- 4.19 [.165]
- 7.62 [.300]
- 8.89 [.350]
- mm [INCH]

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions noted are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and inter-lead flash, but including any mismatch between the top and bottom of the plastic body. Maximum mold protrusion is 0.007 [0.18] per side.
3. Dimensions noted are inclusive of plating thickness.
4. Does not include inter-lead flash or protrusions.
5. Controlling dimensions in inches [mm].
6. Datums A and B to be determined in Datum H.
7. Exposed metal at the plastic package body outline/surface between leads 6 and 7, connected internally to wide lead 3/4/5/6.

PI-6995-050416
POD-eSOP-R16B Rev B

MSL Table

Part Number	MSL Rating
SID11x2K	3

ESD and Latch-Up Table

| Test	Conditions	Results
Latch-up at 125 °C	JESD78D	> ±100 mA or > 1.5 V (max) on all pins
Human Body Model ESD	JESD22-A114F	> ±2000 V on all pins

IEC 60664-1 Rating Table

Parameter	Conditions	Specifications
Basic Isolation Group	Material Group	I
Installation Classification	Rated mains voltage ≤ 150 V_{RMS}	I - IV
	Rated mains voltage ≤ 300 V_{RMS}	I - IV
	Rated mains voltage ≤ 600 V_{RMS}	I - IV
	Rated mains voltage ≤ 1000 V_{RMS}	I - III

Regulatory Information Table

VDE	UL	CSA
Certified according to (DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	UR recognized under UL1577 Component Recognition Program	UR recognized to CSA Component Acceptance Notice 5A
Reinforced insulation for Max. Transient Isolation voltage 8 kV$_{PEAK}$, Max. Surge Isolation voltage 8 kV$_{PEAK}$, Max. Repetitive Peak isolation voltage 1414 V$_{PEAK}$	Single protection, 5000 V$_{RMS}$ dielectric voltage withstand*	Single protection, 5000 V$_{RMS}$ dielectric voltage withstand*
Certification pending	File E358471	File E358471

*Note: Production tested at 6 k V$_{RMS}$ for 1s in accordance with UL 1577.

Part Ordering Information

- **SCALE-iDriver Product Family**
- **Series Number**
- **Package Identifier**
  - K : eSOP-R16B
- **Tape & Reel and Other Options**
  - Blank : Tube of 48 pcs.
  - TL : Tape & Reel, 2500 pcs min/mult.

SID 11x2 K - TL

PRELIMINARY

This document contains information on a new product. Specifications and information herein are subject to change without notice.

power integrations™

www.power.com

Notes

PRELIMINARY

Revision	Notes	Date
A	Initial Release.	05/16

For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, SENZero, SCALE-iDriver, Qspeed, PeakSwitch, LYTSwitch, LinkZero, LinkSwitch, InnoSwitch, HiperTFS, HiperPFS, HiperLCS, DPA-Switch, CAPZero, Clampless, EcoSmart, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2016, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters
5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Phone: +1-408-414-9665
Fax: +1-408-414-9765
e-mail: usasales@power.com

China (Shanghai)
Rm 2410, Charity Plaza, No. 88
North Caoxi Road
Shanghai, PRC 200030
Phone: +86-21-6354-6323
Fax: +86-21-6354-6325
e-mail: chinasales@power.com

China (Shenzhen)
17/F, Hivac Building, No. 2, Keji Nan
8th Road, Nanshan District,
Shenzhen, China, 518057
Phone: +86-755-8672-8689
Fax: +86-755-8672-8690
e-mail: chinasales@power.com

Germany
Lindwurmstrasse 114
80337 Munich
Germany
Phone: +49-895-527-39110
Fax: +49-895-527-39200
e-mail: eurosales@power.com

Germany
HellwegForum 1
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@
power.com

India
#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
e-mail: indiasales@power.com

Italy
Via Milanese 20, 3rd. Fl.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
Fax: +39-028-928-6009
e-mail: eurosales@power.com

Japan
Kosei Dai-3 Bldg.
2-12-11, Shin-Yokohama,
Kohoku-ku
Yokohama-shi, Kanagawa
222-0033 Japan
Phone: +81-45-471-1021
Fax: +81-45-471-3717
e-mail: japansales@power.com

Korea
RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
Fax: +82-2-2016-6630
e-mail: koreasales@power.com

Singapore
51 Newton Road
#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
Fax: +65-6358-2015
e-mail: singaporesales@power.com

Taiwan
5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
Fax: +886-2-2659-4550
e-mail: taiwansales@power.com

UK
Cambridge Semiconductor,
a Power Integrations company
Westbrook Centre, Block 5, 2nd Floor
Milton Road
Cambridge CB4 1YG
Phone: +44 (0) 1223-446483
e-mail: eurosales@power.com