



MICROPROCESSOR SUPERVISOR WITH WATCHDOG TIMER

FEATURES


- Fully Programmable Reset Threshold
- Fully Programmable Reset Period
- Fully Programmable Watchdog Period
- 2% Accurate Reset Threshold
- Input Voltage Down to 2 V
- Input 18-µA Maximum Input Current
- Reset Valid Down to 1 V

DESCRIPTION

The UCCx946 is designed to provide accurate microprocessor supervision, including reset and watchdog functions. During power up, the device asserts a reset signal RES with VDD as low as 1 V. The reset signal remains asserted until the VDD voltage rises and remains above the reset threshold for the reset period. Both reset threshold and reset period are programmable by the user.

The UCCx946 is also resistant to glitches on the VDD line. Once RES has been deasserted, any drops below the threshold voltage need to be of certain time duration and voltage magnitude to generate a reset signal. These values are shown in Figure 1. An I/O line of the microprocessor may be tied to the watchdog input (WDI) for watchdog functions. If the I/O line is not toggled within a set watchdog period, programmable by the user, WDO is asserted. The watchdog function is disabled during reset conditions.

The UCCx946 is available in 8-pin SOIC(D), 8-pin PDIP (N) and 8-pin TSSOP(PW) packages to optimize board space.



UDG-02192



SLUS247F - APRIL 1997 - REVISED NOVEMBER 2007

ORDERING INFORMATION

.	PACKAGED DEVICES ⁽³⁾							
I A I	(D)	(N)	(PW)					
-40°C to 95°C	UCC2946D	UCC2946N	UCC2946PW					
0°C to 70°C	UCC3946D	UCC3946N	UCC3946PW					

(1) The D and PW packages are also available taped and reeled. Add an R suffix to the device type (i.e., UCC2946DR) for quantities of 3,000 devices per reel.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	UCC2946 UCC3946	UNIT
Input voltage range, VIN	10	V
Junction temperature range, TJ	-55 to 150	
Storage temperature, T _{stg}	-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Voltages are with respect to GND. Currents are positive into, and negative out of the specified terminal.



TERMINAL FUNCTIONS

TERM	IINAL	1/0	DESCRIPTION							
NAME	NO.	1/0	DESCRIPTION							
GND	1	-	Ground reference for the device							
RES	3	0	This pin is high only if the voltage on the RTH has risen above 1.235 V. Once RTH rises above the threshold, this pin remains low for the reset period. This pin asserts low and remains low if the RTH voltage dips below 1.235 V for an amount of time determined by Figure 1.							
RTH	2	I	This input compares its voltage to an internal 1.25-V reference. By using external resistors, a user can program any desired reset threshold.							
RP	4	Ι	This pin allows the user to program the reset period by adjusting an external capacitor.							
VDD	8	Ι	Supply voltage for the device.							
WDI	7	I	This pin is the input to the watchdog timer. If this pin is not toggled or strobed within the watchdog period, WDO is asserted.							
WDO	5	0	This pin is the watchdog output. This pin is asserted low if the WDI pin is not strobed or toggled within the watchdog period.							
WP	6	I	This pin allows the user to program the watchdog period by adjusting an external capacitor.							



ELECTRICAL CHARACTERISTICS

 $T_A = 0^{\circ}C$ to 70°C and 2.0 V \leq V_{DD} \leq 5.5 V for the UCC3946, $T_A = -40^{\circ}C$ to 95°C and 2.1 V \leq V_{DD} \leq 5.5 V for the UCC2946, (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
REFEREN	CE		•	•			-	
		UCC2946		2.1		5.5		
V _{DD}	Operating voltage	UCC3946]	2.0		5.5	V	
	Querra ha commenda	UCC2946			12	18		
IDD	Supply current	UCC3946			10	18	μA	
<u> </u>	Minimum operating voltage(1)	UCC2946				1.1	V	
V _{DD(min)}	Minimum operating voltage(1)	UCC3946				1.0	V	
RESET SE	CTION							
				1.170	1.235	1.260	V	
	Reset threshold voltage	UCC3946	V _{DD} rising	1.190	1.235	1.260	V	
	Threshold hysteresis				15		mV	
ILEAK	Input leakage current					5	nA	
VOH	High-level output voltage		ISOURCE = 2 mA	V _{DD} -0	.3			
			I _{SINK} = 2 mA			0.1	v	
VOL	Low-level output voltage	UCC2946	ISINK = 20 uA. VDD = 1 V			0.4	v	
	Low-level output voltage	UCC3946	$I_{SINK} = 20 \ \mu A$, VDD = 1 V			0.2		
	VDD-to-output delay time		$VDD = -1 mV/\mu s$		120		μs	
	Depart pariod	UCC2946	0	140	200	320	ms	
	Reset period	UCC3946	C _{RP} = 64 nF	160	200	260		
WATCHDO	G SECTION							
VIH	High-level input voltage, WDI			0.7×V _D	D		V	
VIL	Low-level input voltage, WDI				0.	3×V _{DD}	V	
	Motobdog pariod	UCC2946	C _{RP} = 64 nF	0.96	1.60	2.56	s	
	Watchdog period	UCC3946		1.12	1.60	2.08		
	Watchdog pulse width			50			ns	
VOH	High-level output voltage		ISOURCE = 2 mA V _{DD} -0.3				V	
VOL	Low-level output voltage		ISINK = 2 mA			0.1	V	

(1) Minimum supply voltage where RES is considered valid.



APPLICATION INFORMATION

The UCCx946 supervisory circuit provides accurate reset and watchdog functions for a variety of microprocessor applications. The reset circuit prevents the microprocessor from executing code during undervoltage conditions, typically during power-up and power-down. In order to prevent erratic operation in the presence of noise, voltage glitches where voltage amplitude and time duration are less than the values specified in Figure 1 are ignored.



The watchdog circuit monitors the microprocessor's activity, if the microprocessor does not toggle WDI during the programmable watchdog period \overline{WDO} goes low, alerting the microprocessor's interrupt of a fault. The \overline{WDO} pin is typically connected to the non-maskable input of the microprocessor so that an error recovery routine can be executed.



UCC2946 UCC3946


APPLICATION INFORMATION

PROGRAMMING THE RESET VOLTAGE AND RESET PERIOD

The UCCx946 allows the reset trip voltage to be programmed with two external resistors. In most applications VDD is monitored by the reset circuit, however, the design allows voltages other than VDD to be monitored. Referring to Figure 2, the voltage below which reset is asserted is determined by:

$$V_{\text{RESET}} = 1.235 \times \left(\frac{\text{R1} + \text{R2}}{\text{R2}}\right) \tag{1}$$

In order to keep quiescent currents low, resistor values in the megaohm range can be used for R1 and R2. A manual reset can be easily implemented by connecting a momentary push switch in parallel with R2. RES is ensured to be low with VDD voltages as low as 1 V.



UDG-98002

Figure 2. Typical Application Diagram




APPLICATION INFORMATION

Once VDD rises above the programmed threshold, RES remains low for the reset period defined by:

$$T_{RP} = 3.125 \times C_{RP}$$

(2)

where T_{RP} is time in milliseconds and C_{RP} is capacitance in nanofarads. C_{RP} is charged with a precision current source of 400 nA, a high-quality, low-leakage capacitor (such as an NPO ceramic) should be used to maintain timing tolerances. Figure 3 illustrates the voltage levels and timings associated with the reset circuit.



t1: VDD > 1 V, RES is ensured low.

t2: VDD > programmed threshold, \overline{RES} remains low for TRP.

t3: T_{RP} expires, RES pulls high.

t4: Voltage glitch occurs, but is filtered at the RTH pin, RES remains high.

t5: Voltage glitch occurs whose magnitude and duration is greater than the RTH filter, RES is asserted for TRP.

t6: On completion of the TRP pulse the RTH voltage has returned and RES is pulled high.

t7: VDD dips below threshold (minus hysteresis), RES is asserted.



SLUS247F - APRIL 1997 - REVISED NOVEMBER 2007

APPLICATION INFORMATION

PROGRAMMING THE WATCHDOG PERIOD


The watchdog period is programmed with C_{WP} as follows:

$$T_{WP} = 25 \times C_{WP}$$

(3)

UCC2946

where T_{WP} is in milliseconds and C_{WP} is in nanofarads. A high-quality, low-leakage capacitor should be used for C_{WP} . The watchdog input WDI must be toggled with a high-to-low or low-to-high transition within the watchdog period to prevent WDO from assuming a logic level low. WDO maintains the low logic level until WDI is toggled or RES is asserted. If at any time RES is asserted, WDO assumes a high logic state and the watchdog period be reinitiated. Figure 4 illustrates the timings associated with the watchdog circuit.



- t1: Microprocessor is reset.
- t2: WDI is toggled some time after reset, but before TWP expires.
- t3: WDI is toggled before TWP expires.
- t4: WDI is toggled before TWP expires.
- t5: WDI is not toggled before TWP expires and WDO asserts low, triggering the microprocessor to enter an error recovery routine.
- t6: The microprocessor's error recovery routine is executed and WDI is toggled, reinitiating the watchdog timer.
- t7: WDI is toggled before T_{WP} expires.
- t8: WDI is toggled before TWP expires.
- t9: RES is momentarily triggered, RES is asserted low for TRP.
- t10: Microprocessor is reset, RES pulls high.
- t11: WDI is toggled some time after reset, but before TWP expires.
- t12: WDI is toggled before TWP expires.
- t13: WDI is toggled before TWP expires.
- t14: VDD dips below the reset threshold, RES is asserted.

Figure 4. Watchdog Circuit Timings



APPLICATION INFORMATION

CONNECTING WDO TO RES

In order to provide design flexibility, the reset and watchdog circuits in the UCCx946 have separate outputs. Each output independently drives high or low, depending on circuit conditions explained previously.


In some applications, it may be desirable for either the $\overline{\text{RES}}$ or $\overline{\text{WDO}}$ to reset the microprocessor. This can be done by connecting $\overline{\text{WDO}}$ to $\overline{\text{RES}}$. If the pins try to drive to different output levels, the low output level dominates. Additional current flows from $\overline{\text{VDD}}$ to $\overline{\text{GND}}$ during these states. If the application cannot support additional current (during fault conditions), $\overline{\text{RES}}$ and $\overline{\text{WDO}}$ can be connected to the inputs of an OR gate whose output is connected to the microprocessor's reset pin.

LAYOUT CONSIDERATIONS

A 0.1- μ F capacitor connected from VDD to GND is recommended to decouple the UCCx946 from switching transients on the VDD supply rail.

Since RP and WP are precision current sources, capacitors C_{RP} and C_{WP} should be connected to these pins with minimal trace length to reduce board capacitance. Care should be taken to route any traces with high voltage potential or high speed digital signals away from these capacitors.

Resistors R1 and R2 generally have a high ohmic value, traces associated with these parts should be kept short in order to prevent any transient producing signals from coupling into the high impedance RTH pin.



TYPICAL CHARACTERISTICS





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	0	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UCC2946D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946	Samples
UCC2946DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946	Samples
UCC2946DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946	Samples
UCC2946DTRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946	Samples
UCC2946PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946	Samples
UCC2946PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946	Samples
UCC2946PWTR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946	Samples
UCC2946PWTRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946	Samples
UCC3946D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946	Samples
UCC3946DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946	Samples
UCC3946N	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC3946N	Samples
UCC3946NG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UCC3946N	Samples
UCC3946PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946	Samples
UCC3946PWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946	Samples
UCC3946PWTR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946	Samples
UCC3946PWTRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



www.ti.com

15-Apr-2017

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC2946 :

• Automotive: UCC2946-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2946DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC2946PWTR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
UCC3946DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC3946PWTR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

21-Apr-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2946DTR	SOIC	D	8	2500	367.0	367.0	35.0
UCC2946PWTR	TSSOP	PW	8	2000	367.0	367.0	35.0
UCC3946DTR	SOIC	D	8	2500	367.0	367.0	35.0
UCC3946PWTR	TSSOP	PW	8	2000	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated