

### **3V W-CDMA BAND 1 LINEAR PA MODULE**

Package Style: Module, 10-Pin, 3mmx3mmx1.0mm






### **Features**

- HSDPA /HSUPA /HSPA+/LTE
- Low Voltage Positive Bias Supply (3.0V to 4.2V)
- +28.0dBm Linear Output Power (+27dBm HSDPA and HSPA+)
- High Efficiency Operation 47% at P<sub>OUT</sub>=+28.0dBm
- Low Quiescent Current in Low Power Mode: 5 mA when using a DC/DC converter
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage (V<sub>REF</sub>)
- 3-Mode Power States with Digital Control Interface
- Optimized for DC/DC Converter Operation
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Capacitors

### **Applications**

- WCDMA/HSDPA/HSPA+/LTE Wireless Handsets and Data Cards
- Dual-Mode UMTS Wireless Handsets



Functional Block Diagram

### **Product Description**

The RF7241 is a high-power, high-efficiency, linear power amplifier designed for use as the final RF amplifier in 3V,  $50\Omega$  W-CDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for UMTS Band 1 which operates in the 1920MHz to 1980MHz frequency band. The RF7241 has two digital control pins to select one of three power modes to optimize performance and current drain at lower power levels. The part also has an integrated directional coupler which eliminates the need for an external discrete coupler at the output. The RF7241 meets the spectral linearity requirements of High Speed Downlink Packet Access (HSDPA), High Speed Uplink Packet Access (HSUPA), and Long Term Evolution (LTE) data transmission and is assembled in a 10-pin, 3mmx3mm module.

### **Ordering Information**

RF7241 3V W-CDMA Band 1 Linear PA Module RF7241PCBA-410 Fully Assembled Evaluation Board

Ontimum	Toohnology	<b>Matching®</b>	Annlind
VULIIIIUIII	ICCIIIIUIUEV	IVIALCIIIII2W	ADDIIGU

☐ GaAs HBT	☐ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT
☐_GaAs MESFET	☐ Si BiCMOS	☐ Si CMOS	☐ RF MEMS
☑ InGaP HBT	☐ SiGe HBT	☐ Si BJT	☐ LDMOS

RE MICRO DEVICES®, REMD®, Optimum Technology Matching®, Enabling Wireless Connectivity<sup>®</sup> PowerStar®, DUARISW TOTAL RADIO™ and UltimateBlue™ are trademarks of REMD. LLC. BLUETOOTH is a trade mark owned the bluetonth Sit. On, LLS. And UltimateBlue™ are trademarks and resistent trademarks and resi

# **RF7241**



### **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply Voltage in Standby Mode	6.0	V
Supply Voltage in Idle Mode	6.0	V
Supply Voltage in Operating Mode, $50\Omega$ Load	6.0	V
Supply Voltage, V <sub>BAT</sub>	6.0	V
Control Voltage, V <sub>MODE0</sub> , V <sub>MODE1</sub>	3.5	V
Control Voltage, V <sub>EN</sub>	3.5	V
RF - Input Power	+10	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



### Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EU Directive 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Davamatav	Specification			1114	O and distant	
Parameter	Min.	Тур.	Max.	Unit	Condition	
Recommended Operating Conditions						
Operating Frequency Range	1920		1980	MHz		
V <sub>BAT</sub>	+3.0	+3.4	+4.2	V		
V <sub>CC</sub>	+0.5 <sup>1</sup>	+3.4	+4.2	V		
V <sub>EN</sub>	0		0.5	V	PA disabled.	
	1.5	1.8	3.0	V	PA enabled.	
V <sub>MODEO</sub> , V <sub>MODE1</sub>	0		0.5	V	Logic "low".	
	1.5	1.8	3.0	V	Logic "high".	
P <sub>OUT</sub>						
Maximum Linear Output (HPM)	28.0 <sup>2,3</sup>			dBm	High Power Mode (HPM) V <sub>CC</sub> =3.4V	
Maximum Linear Output (HPM)	28.0 <sup>4</sup>			dBm	High Power Mode (HPM) V <sub>CC</sub> =3.7V	
Maximum Linear Output (MPM)	19.0 <sup>3</sup>			dBm	Medium Power Mode (MPM) V <sub>CC</sub> =1.48V	
Maximum Linear Output (LPM)	10.03			dBm	Low Power Mode (LPM) V <sub>CC</sub> =0.84V	
Ambient Temperature	-30	+25	+85	°C		

#### Notes

- 1.  $V_{CC}$  down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery current.
- 2. For operation at  $V_{CC}$ =3.0V, derate  $P_{OUT}$  by 1.0dB.
- 3.  $P_{OUT}$  is specified for 3GPP (Rel99) modulation. For HSPA+ operation, derate  $P_{OUT}$  by 1.0dB: HSPA+ Configuration: 3GPP Rel7 Subtest 1.
- 4. P<sub>OUT</sub> is specified for 3GPP (HSDPA Sub-test 2 and HSUPA Sub-test 1) modulation.



_	Specification					
Parameter	Min. Typ.		Max.	Unit	Condition	
Electrical Specifications					T=+25°C, $V_{BAT}$ =+3.4V, $V_{EN}$ =+1.8V, 50 $\Omega$ system, W-CDMA Rel 99 Modulation unless otherwise specified.	
Gain		28		dB	HPM, P <sub>OUT</sub> =28.0dBm, V <sub>CC</sub> =3.4V	
		26		dB	MPM, P <sub>OUT</sub> ≤19.0 dBm, V <sub>CC</sub> =1.48V	
		20		dB	LPM, P <sub>OUT</sub> ≤10.0dBm, V <sub>CC</sub> =0.84V	
Gain Linearity		±0.7		dB	HPM, 19.0dBm≤P <sub>OUT</sub> ≤28.0dBm	
ACLR - 5 MHz Offset		-40		dBc	HPM, P <sub>OUT</sub> =28.0dBm, V <sub>CC</sub> =3.4V	
		-40		dBc	MPM, P <sub>OUT</sub> =19.0dBm, V <sub>CC</sub> =1.48V	
		-40		dBc	LPM, P <sub>OUT</sub> =10.0dBm, V <sub>CC</sub> =0.84V	
ACLR - 10MHz Offset		-52		dBc	HPM, P <sub>OUT</sub> =28.0dBm, V <sub>CC</sub> =3.4V	
		-60		dBc	MPM, P <sub>OUT</sub> =19.0dBm, V <sub>CC</sub> =1.48V	
		-60		dBc	LPM, P <sub>OUT</sub> = 10.0dBm, V <sub>CC</sub> =0.84V	
PAE		47		%	HPM, P <sub>OUT</sub> = 28.0dBm, V <sub>CC</sub> = 3.4V	
1712		37		%	MPM, P <sub>OUT</sub> =19.0dBm, V <sub>CC</sub> =1.48V	
		22		%	LPM, P <sub>OUT</sub> =10.0dBm, V <sub>CC</sub> =1.48V	
Current Proin						
Current Drain		395		mA	HPM, P <sub>OUT</sub> =28.0dBm, V <sub>CC</sub> =3.4V	
		145		mA	MPM, P <sub>OUT</sub> =19.0dBm, V <sub>CC</sub> =1.48V	
		54		mA	LPM, P <sub>OUT</sub> =10.0dBm, V <sub>CC</sub> =0.84V	
Quiescent Current		53		mA .	HPM, DC only	
		45		mA	MPM, DC only	
Enable Current		20 0.1		mA mA	LPM, DC only  Source or sink current. V <sub>EN</sub> =1.8V.	
Mode Current (I <sub>MODEO</sub> , I <sub>MODE1</sub> )		0.1	45.0	mA	Source or sink current. V <sub>MODE0</sub> , V <sub>MODE1</sub> =1.8V.	
Leakage Current		5.0	15.0	μΑ	DC only. $V_{CC} = V_{BAT} = 4.2 \text{ V},$ $V_{EN} = V_{MODE0} = V_{MODE1} = 0.5 \text{ V}.$	
Noise Power in Receive Band		-140		dBm/Hz	All power modes, measured at duplex offset frequency (FTX+190MHz). Rx: 2110MHz to 2170MHz, P <sub>OUT</sub> ≤28.0dBm	
Input Impedance		1.5:1		VSWR	No ext. matching, P <sub>OUT</sub> ≤28dBm, all modes.	
Harmonic, 2FO		-23		dBm	P <sub>OUT</sub> ≤28.0dBm, all power modes.	
Harmonic, 3FO		-24		dBm	P <sub>OUT</sub> ≤28.0dBm, all power modes.	
Spurious Output Level			-70	dBc	All spurious, P <sub>OUT</sub> ≤ 28 dBm, all conditions, load VSWR ≤ 6:1, all phase angles.	
Insertion Phase Shift		±10		0	Phase shift at 19dBm when switching from HPM to MPM and MPM to LPM at 10dBm.	
DC Enable Time			10	μS	DC only. Time from $V_{EN}$ = high to stable idle current (90% of steady state value).	
RF Rise/Fall Time			6	μS	P <sub>OUT</sub> ≤28.0dBm, all modes. 90% of target, DC settled prior to RF.	
Coupling Factor		-20		dB	P <sub>OUT</sub> ≤28.0dBm, all modes.	
Coupling Accuracy - Temp/Voltage		±0.5		dB	$P_{OUT} \le 28.0  dBm$ , all modes30 ° C $\le$ T $\le$ 85 ° C, $V_{CC}$ as required, referenced to 25 ° C, 3.4 V conditions.	
Coupling Accuracy - VSWR		±0.25		dB	P <sub>OUT</sub> ≤28dBm, all modes, load VSWR=2:1, ±0.25dB accuracy corresponds to 20dB directivity.	

# **RF7241**



Pin	Function	Description
1	VBAT	Supply voltage for bias circuitry.
2	RF IN	RF input internally matched to $50\Omega$ and DC blocked.
3	VMODE1	Digital control input for power mode selection (see Operating Modes truth table).
4	VMODE0	Digital control input for power mode selection (see Operating Modes truth table).
5	VEN	Digital control input for PA enable and disable (see Operating Modes truth table).
6	CPL_OUT	Coupler output.
7	GND	This pin must be grounded.
8	CPL_IN	Coupler input used for cascading couplers in series. Terminate this pin with a $50\Omega$ resistor if not connected to another coupler.
9	RF OUT	RF output internally matched to $50\Omega$ and DC blocked.
10	VCC	Supply voltage for the first and second stage amplifier which can be connected to battery supply or output of DC-DC converter.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.


$V_{EN}$	$V_{MODEO}$	V <sub>MODE1</sub>	V <sub>BAT</sub>	V <sub>CC</sub>	Conditions/Comments
Low	Low	Low	3.0V to 4.2V	0.5V to 4.2V	Power down mode
Low	Х	Х	3.0V to 4.2V	0.5V to 4.2V	Standby Mode
High	Low	Low	3.0V to 4.2V	0.5V to 4.2V	High power mode
High	High	Low	3.0V to 4.2V	0.5V to 4.2V	Medium power mode
High	High	High	3.0V to 4.2V	0.5V to 4.2V	Low power mode



# **Look Up Table for V<sub>CC</sub> Optimization**


P <sub>OUT</sub>	HPM V <sub>CC</sub>	MPM V <sub>CC</sub>	LPM V <sub>CC</sub>				
28.25	3.4						
28	3.4						
27	3.05						
26	2.81						
25	2.51						
24	2.3						
23	2.11						
22	1.92						
21	1.75						
20	1.59						
19	1.46	1.48					
18	1.34	1.37					
17	1.24	1.27					
16	1.15	1.17					
15	1.07	1.08					
14	1	1.01					
13	0.94	0.94					
12	0.89	0.89					
11	0.84	0.85	0.88				
10	0.8	0.81	0.84				
9	0.76	0.77	0.8				
8	0.72	0.73	0.76				
7	0.69	0.7	0.72				
6	0.66	0.67	0.68				
5	0.64	0.64	0.65				
4	0.62	0.62	0.63				
3	0.6	0.6	0.61				
2	0.58	0.58	0.59				
1	0.56	0.56	0.57				
0	0.54	0.54	0.55				

## **Package Drawing**





## **Preliminary Application Schematic**



#### NOTES:

1. The 50  $\Omega$  resistor will be removed if pin 8 is connected to another coupler.

### **PCB Design Requirements**


### **PCB Surface Finish**

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is  $3\mu$ inch to  $8\mu$ inch gold over  $180\mu$ inch nickel.

### **PCB Land Pattern Recommendation**

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

### **PCB Metal Land Pattern**



Notes:

1. Shaded area represents Pin 1 location


### PCB Metal Land Pattern (Top View)



#### **PCB Solder Mask Pattern**

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.





PCB SOLDER MASK PATTERN

Notes:

1. Shaded area represents Pin 1 location

#### PCB Solder Mask Pattern (Top View)

### Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.