

ADC08100 8-Bit, 20 Msps to 100 Msps, 1.3 mW/Msps A/D Converter

Check for Samples: ADC08100

FEATURES

- Single-ended Input
- Internal Sample-and-hold Function
- Low Voltage (Single +3V) Operation
- Small Package
- **Power-down Feature**

APPLICATIONS

- Flat Panel Displays
- **Projection Systems**
- Set-top Boxes
- **Battery-powered Instruments**
- Communications
- **Medical Scan Converters**
- X-ray Imaging
- **High Speed Viterbi Decoders**
- Astronomy

KEY SPECIFICATIONS

- **Resolution 8 bits**
- Maximum Sampling Frequency 100 Msps (Min)
- DNL 0.4 LSB (Typ)
- ENOB 7.4 Bits (Typ) at f_{IN} = 41 MHz
- THD -60 dB (Typ)
- **Power Consumption**
 - Operating 1.3 mW/Msps (Typ)
 - Power Down: 1 mW (Typ)

DESCRIPTION

The ADC08100 is a low-power, 8-bit, monolithic analog-to-digital converter with an on-chip track-andhold circuit. Optimized for low cost, low power, small size and ease of use, this product operates at conversion rates of 20 Msps to 100 Msps with outstanding dynamic performance over its full operating range while consuming just 1.3 mW per MHz of clock frequency. That's just 130 mW of power at 100 Msps. Raising the PD pin puts the ADC08100 into a Power Down mode where it consumes just 1 mW.

The unique architecture achieves 7.4 Effective Bits with 41 MHz input frequency. The excellent DC and AC characteristics of this device, together with its low power consumption and single +3V supply operation, make it ideally suited for many imaging and communications applications, including use in portable equipment. Furthermore, the ADC08100 is resistant to latch-up and the outputs are short-circuit proof. The top and bottom of the ADC08100's reference ladder are available for connections, enabling a wide range of input possibilities. The digital outputs are TTL/CMOS compatible with a separate output power supply pin to support interfacing with 3V or 2.5V logic. The digital inputs (CLK and PD) are TTL/CMOS compatible. The output format is straight binary

The ADC08100 is offered in a 24-lead plastic package (TSSOP) and is specified over the industrial temperature range of -40°C to +85°C.

PIN CONFIGURATION

	ſ				
V _A	Р	1		24	🗖 CLK
AGND	q	2		23	🗖 PD
V _{RT}	q	3		22	D D0
V _A	q	4		21	🗖 D1
AGND	þ	5		20	🗖 D2
VIN	Ь	6	ADC08100	19	🗖 D3
V _{IN} GND	þ	7	ADC00100	18	□ drv _d
AGND	Р	8		17	🗖 DR GND
V _{RM}	Р	9		16	🗖 D4
V _{RB}	q	10		15	🗖 D5
AGND		11		14	🗖 D6
V _A	Ч	12		13	D 7



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.


ADC08100

SNAS060I - JUNE 2000 - REVISED MAY 2013



www.ti.com

Block Diagram



PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.	Symbol	Equivalent Circuit	Description
6	V _{IN}		Analog signal input. Conversion range is V_{RB} to $V_{RT}.$
3	V _{RT}		Analog Input that is the high (top) side of the reference ladder of the ADC. Nominal range is 1.0V to V _A . Voltage on V _{RT} and V _{RB} inputs define the V _{IN} conversion range. Bypass well. See THE ANALOG INPUT for more information.
9	V _{RM}		Mid-point of the reference ladder. This pin should be bypassed to a clean, quiet point in the analog ground plane with a 0.1 μ F capacitor.
10	V _{RB}		Analog Input that is the low side (bottom) of the reference ladder of the ADC. Nominal range is 0.0V to $(V_{RT} - 1.0V)$. Voltage on V_{RT} and V_{RB} inputs define the V_{IN} conversion range. Bypass well. See THE ANALOG INPUT for more information.
23	PD	V _D 9	Power Down input. When this pin is high, the converter is in the Power Down mode and the data output pins hold the last conversion result.
24	CLK		CMOS/TTL compatible digital clock Input. $V_{\rm IN}$ is sampled on the falling edge of CLK input.



SNAS060I - JUNE 2000 - REVISED MAY 2013

PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin No.	Symbol	Equivalent Circuit	Description
13 thru 16 and 19 thru 22	D0-D7		Conversion data digital Output pins. D0 is the LSB, D7 is the MSB. Valid data is output just after the rising edge of the CLK input.
7	V _{IN} GND		Reference ground for the single-ended analog input, V_{IN}
1, 4, 12	V _A		Positive analog supply pin. Connect to a clean, quiet voltage source of +3V. V_A should be bypassed with a 0.1 μ F ceramic chip capacitor for each pin, plus one 10 μ F capacitor. See POWER SUPPLY CONSIDERATIONS for more information.
18	DR V _D		Power supply for the output drivers. If connected to V_A , decouple well from V_A .
17	DR GND		The ground return for the output driver supply.
2, 5, 8, 11	AGND		The ground return for the analog supply.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage (V _A)		3.8V		
Driver Supply Voltage (DR V _D)		V _A + 0.3V		
Voltage on Any Input or Output Pin	-0.3V to V _A			
Reference Voltage (V _{RT} , V _{RB})	V _A to AGND			
CLK, OE Voltage Range	-0.3V to (V _A + 0.3V)			
Digital Output Voltage (V _{OH} , V _{OL})		DR GND to DR V		
Input Current at Any Pin ⁽⁴⁾		±25 mA		
Package Input Current ⁽⁴⁾		±50 mA		
Power Consumption at $T_A = 25^{\circ}C$		See ⁽⁵⁾		
ESD Susceptibility ⁽⁶⁾	Human Body Model	2500V		
	Machine Model	250V		
Soldering Temperature, Infrared, 10 sec	conds	235°C		
Storage Temperature		−65°C to +150°C		

(1) All voltages are measured with respect to GND = AGND = DR GND = 0V, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Converter Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

(4) When the input voltage at any pin exceeds the power supplies (that is, less than AGND or DR GND, or greater than V_A or DR V_D), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

- (5) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_JA), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax T_A) / θ_{JA}. In the 24-pin TSSOP, θ_{JA} is 92°C/W. The power consumption of this device under normal operating conditions is far below the package limit, which will be reached only when the ADC08100 is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms.

ADC08100

SNAS060I-JUNE 2000-REVISED MAY 2013

www.ti.com

STRUMENTS

EXAS

Operating Ratings⁽¹⁾⁽²⁾

eperaning maninge	
Operating Temperature Range	-40°C ≤ T _A ≤ +85°C
Supply Voltage (V _A)	+2.7V to +3.6V
Driver Supply Voltage (DR V _D)	+2.4V to V _A
Ground Difference GND - DR GND	0V to 300 mV
Upper Reference Voltage (V _{RT})	1.0V to (V _A + 0.1V)
Lower Reference Voltage (V _{RB})	0V to (V _{RT} - 1.0V)
V _{IN} Voltage Range	V _{RB} to V _{RT}

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Converter Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = AGND = DR GND = 0V, unless otherwise specified.



SNAS060I - JUNE 2000-REVISED MAY 2013

www.ti.com


Converter Electrical Characteristics

The following specifications apply for $V_A = DR V_D = +3.0V_{DC}$, $V_{RT} = +1.9V$, $V_{RB} = 0.3V$, $C_L = 10$ pF, $f_{CLK} = 100$ MHz at 50% duty cycle. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C^{(1)(2)(3)}$

Symbol	Parameter	Conditio	ns	Typical	Limits (4)	Units (Limits)
DC ACCU	RACY					
	Resolution with no missing codes				8	Bits
INL	Integral Non-Linearity			±0.5	±1.3	LSB (max)
DNL	Differential Non-Linearity			±0.4	+1.0 -0.95	LSB (max) LSB (min)
FSE	Full Scale Error			18	±28	mV (max)
V _{OFF}	Zero Scale Offset Error			26	±35	mV (max)
ANALOG	INPUT AND REFERENCE CHARAC	TERISTICS				
V	Input Voltage			1.6	V _{RB}	V (min)
V _{IN}	input voltage		1.0	V _{RT}	V (max)	
C		V _{IN} = 0.75V +0.5 Vrms	(CLK LOW)	3		pF
C _{IN}	V _{IN} Input Capacitance	(CLK HIGH)		4		pF
R _{IN}	R _{IN} Input Resistance			>1		MΩ
BW	Full Power Bandwidth			200		MHz
V	Top Reference Voltage			1.9	VA	V (max)
V _{RT}	Top Reference voltage			1.9	1.0	V (min)
V	Bottom Reference Voltage			0.3	V _{RT} - 1.0	V (max)
V _{RB}	Bollom Reference voltage			0.3	0	V (min)
V V	Reference Delta			1.6	1.0	V (min)
V _{RT} - V _{RB}	Reference Della			1.0	2.3	V (max)
D	Reference Ladder Resistance	V to V		220	150	Ω (min)
R _{REF}		V_{RT} to V_{RB}		220	300	Ω (max)
	Reference Ladder Current			7.3	5.3	mA (min)
I _{REF}				1.3	10.6	mA (max)

(1) The Electrical characteristics tables list ensured specifications under the listed Recommended Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations for room temperature only and are not ensured.

(2) The analog inputs are protected as shown below. Input voltage magnitudes up to V_A + 300 mV or to 300 mV below GND will not damage this device. However, errors in the A/D conversion can occur if the input goes above DR V_D or below GND by more than 100 mV. For example, if V_A is 2,7V_{DC} the full-scale input voltage must be ≤2.6V_{DC} to ensure accurate conversions.



- (3) To ensure accuracy, it is required that V_A and DR V_D be well bypassed. Each supply pin must be decoupled with separate bypass capacitors.
- (4) Typical figures represent most likely parametric norms at $T_J = 25^{\circ}$ C. Test limits are ensured to TI's AOQL (Average Outgoing Quality Level).



SNAS060I-JUNE 2000-REVISED MAY 2013

Converter Electrical Characteristics (continued)

The following specifications apply for $V_A = DR V_D = +3.0V_{DC}$, $V_{RT} = +1.9V$, $V_{RB} = 0.3V$, $C_L = 10$ pF, $f_{CLK} = 100$ MHz at 50% duty cycle. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C^{(1)(2)(3)}$

Symbol	Parameter	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Typical (4)	Limits (4)	Units (Limits)
CLK, PD I	DIGITAL INPUT CHARACTERISTIC	S			
V _{IH}	Logical High Input Voltage	$DR \ V_D = V_A = 3.3V$		2.0	V (min)
V _{IL}	Logical Low Input Voltage	$DR V_D = V_A = 2.7V$		0.8	V (max)
н	Logical High Input Current	$V_{IH} = DR V_D = V_A = 3.3V$	10		nA
IL	Logical Low Input Current	$V_{IL} = 0V, DR V_D = V_A = 2.7V$	-50		nA
C _{IN}	Logic Input Capacitance		3		pF
DIGITAL O	OUTPUT CHARACTERISTICS		I		
V _{OH}	High Level Output Voltage	$V_A = DR V_D = 2.7V, I_{OH} = -400 \ \mu A$	2.6	2.4	V (min)
V _{OL}	Low Level Output Voltage	$V_A = DR V_D = 2.7V, I_{OL} = 1.0 mA$	0.4	0.5	V (max)
	PERFORMANCE		l		
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	7.5		Bits
		f _{IN} = 10 MHz, V _{IN} = −0.25 dBFS	7.5	7.0	Bits (min)
ENOB	Effective Number of Bits	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}, T_A = 25^{\circ}\text{C}$	7.3	6.9	Bits (min)
		f_{IN} = 41 MHz, V_{IN} = -0.25 dBFS, T_A = T_{MIN} to T_{MAX}	7.3	6.8	Bits (min)
		$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	7.2		Bits
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	47		dB
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	47	43.9	dB (min)
SINAD Signal-to	Signal to Naisa & Distortion	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}, T_A = 25^{\circ}\text{C}$	46	43.3	dB (min)
	Signal-to-Noise & Distortion	$f_{IN} = 41$ MHz, $V_{IN} = -0.25$ dBFS, $T_A = T_{MIN}$ to T_{MAX}	46	42.7	dB (min)
		$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	45		dB
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	47		dB
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	47	44	dB (min)
SNR	Signal-to-Noise Ratio	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	46.5	42.8	dB (min)
		f _{IN} = 49.8 MHz, V _{IN} = −0.25 dBFS	45.8		dB
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	61		dBc
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	60		dBc
SFDR	Spurious Free Dynamic Range	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	63		dBc
		$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	54		dBc
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-61		dBc
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-60		dBc
ГHD	Total Harmonic Distortion	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-60		dBc
		$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-54		dBc
		$f_{IN} = 4 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-62		dBc
		$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-60		dBc
HD2	2nd Harmonic Distortion	$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-63		dBc
		$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$	-54		dBc
		$f_{IN} = 4 \text{ MHz}, V_{IN} = 6.25 \text{ dB} \text{ S}$ $f_{IN} = 4 \text{ MHz}, V_{IN} = \text{FS} = 0.25 \text{ dB}$	-68		dBc
		$f_{\rm IN} = 40 \text{ MHz}, V_{\rm IN} = -0.25 \text{ dB}$ $f_{\rm IN} = 10 \text{ MHz}, V_{\rm IN} = -0.25 \text{ dBFS}$	-65		dBc
HD3	3rd Harmonic Distortion		-63		dBc
		$f_{IN} = 41 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$			
IMD	Intermodulation Distortion	$f_{IN} = 49.8 \text{ MHz}, V_{IN} = -0.25 \text{ dBFS}$ $f_1 = 9 \text{ MHz}, V_{IN} = -6.25 \text{ dBFS}$ $f_2 = 10 \text{ MHz}, V_{IN} = -6.25 \text{ dBFS}$	-68 -48		dBc dBc



SNAS060I - JUNE 2000 - REVISED MAY 2013

www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply for $V_A = DR V_D = +3.0V_{DC}$, $V_{RT} = +1.9V$, $V_{RB} = 0.3V$, $C_L = 10$ pF, $f_{CLK} = 100$ MHz at 50% duty cycle. Boldface limits apply for $T_J = T_{MIN}$ to T_{MAX} : all other limits $T_J = 25^{\circ}C^{(1)(2)(3)}$

Symbol	Parameter	Conditions	Typical	Limits	Units (Limits)
POWER S	SUPPLY CHARACTERISTICS				
	Angles Sunshi Current	DC Input	41	50	mA (max)
I _A	Analog Supply Current	$f_{IN} = 10 \text{ MHz}, V_{IN} = -3 \text{ dBFS}$	41		mA (max)
	Output Driver Quarks Quarest(5)	DC Input	1	2	mA (max)
DR I _D	Output Driver Supply Current ⁽⁵⁾	$f_{IN} = 10 \text{ MHz}, V_{IN} = -3 \text{ dBFS}$	8		mA (max)
		DC Input	42	52	
I _A + DR I _D	Total Operating Current	f_{IN} = 10 MHz, V_{IN} = -3 dBFS, PD = Low	49		mA (max)
BILID		CLK Low, PD = Hi	0.2		
		DC Input	126	156	mW (max)
PC	Power Consumption	$f_{IN} = 10 \text{ MHz}, V_{IN} = -3 \text{ dBFS}, PD = Low$	147		mW
		CLK Low, PD = Hi	0.6		mW
PSRR ₁	Power Supply Rejection Ratio	FSE change with 2.7V to 3.3V change in V_A	54		dB
PSRR ₂	Power Supply Rejection Ratio	Rejection of 150 mV at 9.8 MHz riding upon supply	33		dB
AC ELEC	TRICAL CHARACTERISTICS				
f _{C1}	Maximum Conversion Rate		125	100	MHz (min)
f _{C2}	Minimum Conversion Rate		20		MHz
t _{CL}	Minimum Clock Low Time			4.5	ns (min)
t _{CH}	Minimum Clock High Time			4.5	ns (min)
t _{OH}	Output Hold Time	CLK Rise to Data Invalid	4.4		ns
t _{OD}	Output Delay	CLK Rise to Data Valid	5.9	8.5	ns (max)
	Pipeline Delay (Latency)		2.5		Clock Cycles
t _{AD}	Sampling (Aperture) Delay	CLK Fall to Acquisition of Data	1.5		ns
t _{AJ}	Aperture Jitter		2		ps rms

(5) I_{DR} is the current consumed by the switching of the output drivers and is primarily determined by the load capacitance on the output pins, the supply voltage, V_{DR} , and the rate at which the outputs are switching (which is signal dependent), $I_{DR} = V_{DR} (C_0 \times f_0 + C_1 \times f_1 + ... + C_{71} \times f_7)$ where V_{DR} is the output driver power supply voltage, C_n is the total capacitance on any given output pin, and f_n is the average frequency at which that pin is toggling.



(1)

Specification Definitions

APERTURE (SAMPLING) DELAY is that time required after the fall of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode t_{AD} after the clock goes low.

APERTURE JITTER is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

BOTTOM OFFSET is the difference between the input voltage that just causes the output code to transition to the first code and the negative reference voltage. Bottom Offset is defined as $E_{OB} = V_{ZT} - V_{RB}$, where V_{ZT} is the first code transition input voltage. V_{RB} is the lower reference voltage. Note that this is different from the normal Zero Scale Error.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. Measured at 100 Msps with a ramp input.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input. The test is performed with f_{IN} equal to 100 kHz plus integer multiples of f_{CLK} . The input frequency at which the output is -3 dB relative to the low frequency input signal is the full power bandwidth.

FULL-SCALE ERROR is a measure of how far the last code transition is from the ideal $1\frac{1}{2}$ LSB below V_{RT} and is defined as:

 V_{max} + 1.5 LSB – V_{RT}

where

max is the voltage at which the transition to the maximum (full scale) code occurs.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from zero scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. The end point test method is used. Measured at 100 Msps with a ramp input.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

MISSING CODE are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

OUTPUT DELAY is the time delay after the rising edge of the input clock before the data update is present at the output pins.

OUTPUT HOLD TIME is the length of time that the output data is valid after the rise of the input clock.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. New data is available at every clock cycle, but the data lags the conversion by the Pipeline Delay plus the Output Delay.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or DC.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding D.C.



(3)

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log
$$\sqrt{\frac{f_2^2 + f_3^2 + f_4^2 + f_5^2 + f_6^2 + f_7^2 + f_8^2 + f_9^2 + f_{10}^2}{f_1^2}}$$

where

where F₁ is the RMS power of the fundamental (input) frequency and f₂ through f₁₀ is the power in the first 9 harmonics in the output spectrum.

ZERO SCALE OFFSET ERROR is the error in the input voltage required to cause the first code transition. It is defined as

 $V_{OFF} = V_{ZT} - V_{RB}$

where

• where V_{ZT} is the first code transition input voltage.

Timing Diagram




Figure 1. ADC08100 Timing Diagram

ADC08100

SNAS060I-JUNE 2000-REVISED MAY 2013

0.8

0.6

0.4

0.2

-0.2

-0.4

-0.6

-0.8

- 1

0.8

0.4

0.0

-0.4

0.8

0.6

0.4

0.2

-0.2

-0.4

-0.6 -0.8

-1

0

DNL

(Bits)

Ы

C

лГ

Typical Performance Characteristics V_{A} = DR V_{D} = 3V, f_{CLK} = 100 MHz, f_{IN} = 41 MHz, unless otherwise stated INL **INL vs. Temperature** 1.0 0.8 +INL 0.6 0.4 (LSB) 0.2 0.0 ЫЛ -0.2 -0.4 -0.6 -INL -0.8 -1.0 0 255 -40 -20 0 20 40 60 80 Output Code TEMPERATURE (°C) Figure 2. Figure 3. INL vs. Supply Voltage INL vs. Sample Rate 1.0 1.00 +INL 0.75 0.6 0.50 (BS) 0.25 0 1NI -0.25 0.2 -0.2 -0.50 -0.75 -0.6 -INL -1.00 -0.8 -1.0 20 30 40 50 60 70 80 90 100 110 120 130 2.5 2.7 2.9 3.1 3.3 3.5 3.0 3.2 3.4 2.6 2.8 3.6 Clock Frequency (MHz) Supply Voltage (V) Figure 4. Figure 5. DNL **DNL vs. Temperature** 1.0 0.8 0.6 +DNL 0.4 0.2 DNL (LSB) 0.0 -0.2 -0.4 -DNL -0.6 -0.8 -1.0 255

Output Code Figure 6.

40

60

80

-40 -20

0

20

TEMPERATURE (°C)

Figure 7.

EXAS NSTRUMENTS


www.ti.com






EXAS

SNAS060I - JUNE 2000 - REVISED MAY 2013




ÈXAS **ISTRUMENTS**

SNAS060I-JUNE 2000-REVISED MAY 2013






SNAS060I - JUNE 2000 - REVISED MAY 2013



Texas INSTRUMENTS

SNAS060I-JUNE 2000-REVISED MAY 2013





SNAS060I - JUNE 2000 - REVISED MAY 2013

FUNCTIONAL DESCRIPTION

The ADC08100 uses a new, unique architecture that achieves over 7 effective bits at input frequencies up to and beyond 50 MHz.

The analog input signal that is within the voltage range set by V_{RT} and V_{RB} is digitized to eight bits. Input voltages below V_{RB} will cause the output word to consist of all zeroes. Input voltages above V_{RB} will cause the output word to consist of all ones.

Incorporating a switched capacitor bandgap, the ADC08100 exhibits a power consumption that is proportional to frequency, limiting power consumption to what is needed at the clock rate that is used. This and its excellent performance over a wide range of clock frequencies makes it an ideal choice as a single ADC for many 8-bit needs.

Data is acquired at the falling edge of the clock and the digital equivalent of that data is available at the digital outputs 2.5 clock cycles plus t_{OD} later. The ADC08100 will convert as long as the clock signal is present. The output coding is straight binary.

The device is in the active state when the Power Down pin (PD) is low. When the PD pin is high, the device is in the power down mode, where the output pins hold the last conversion before the PD pin went high and the device consumes just 1 mW.

Applications Information

REFERENCE INPUTS

The reference inputs V_{RT} and V_{RB} are the top and bottom of the reference ladder, respectively. Input signals between these two voltages will be digitized to 8 bits. External voltages applied to the reference input pins should be within the range specified in Operating Ratings. Any device used to drive the reference pins should be able to source sufficient current into the V_{RT} pin and sink sufficient current from the V_{RB} pin.

The reference bias circuit of Figure 30 is very simple and the performance is adequate for many applications. However, circuit tolerances will lead to a wide reference voltage range. Superior performance can generally be achieved by driving the reference pins with low impedance sources.

The circuit of Figure 31 will allow a more accurate setting of the reference voltages. The upper amplifier must be able to source the reference current as determined by the value of the reference resistor and the value of ($V_{RT} - V_{RB}$). The lower amplifier must be able to sink this reference current. Both should be stable with a capacitive load. The *LM8272* was chosen because of its rail-to-rail input and output capability, its high current output and its ability to drive large capacitance loads.


The divider resistors at the inputs to the amplifiers could be changed to suit the application reference voltage needs, or the divider can be replaced with potentiometers or DACs for precise settings. The bottom of the ladder (V_{RB}) may be returned to ground if the minimum input signal excursion is 0V.

 V_{RT} should always be more positive than V_{RB} by the minimum V_{RT} - V_{RB} difference in the Electrical Characteristics table to minimize noise. Furthermore, the difference between V_{RT} and V_{RB} should not exceed the maximum value specified in Converter Electrical Characteristics to avoid signal distortion.

The V_{RM} pin is the center of the reference ladder and should be bypassed to a clean, quiet point in the analog ground plane with a 0.1 μ F capacitor. DO NOT allow this pin to float.



SNAS060I-JUNE 2000-REVISED MAY 2013



Because of the ladder and external resistor tolerances, the reference voltage can vary too much for some applications.






Figure 31. Driving the Reference to Force Desired Values Requires Driving With a Low Impedance Source



THE ANALOG INPUT

The analog input of the ADC08100 is a switch followed by an integrator. The input capacitance changes with the clock level, appearing as 3 pF when the clock is low, and 4 pF when the clock is high. The sampling nature of the analog input causes current spikes at the input that result in voltage spikes there. Any amplifier used to drive the analog input must be able to settle within the clock high time. The LMH6702 and the LMH6628 have been found to be good amplifiers to drive the ADC08100.

Figure 32 shows an example of an input circuit using the LMH6702. Any input amplifier should incorporate some gain as operational amplifiers exhibit better phase margin and transient response with gains above 2 or 3 than with unity gain. If an overall gain of less than 3 is required, attenuate the input and operate the amplifier at a higher gain, as shown in Figure 32.




Figure 32. The Input Amplifier Should Incorporate Some Gain for Best Performance (see text)

The RC at the amplifier output filters the clock rate energy that comes out of the analog input due to the input sampling circuit. The optimum time constant for this circuit depends not only upon the amplifier and ADC, but also on the circuit layout and board material. A resistor value should be chosen between 18Ω and 47Ω and the capacitor value chose according to the formula:

$$C = \frac{1}{2 \cdot \pi \cdot R \cdot f_{CLK}}$$

(4)

The value of "C" in the formula above should include the ADC input capacitance when the clock is high.

This will provide optimum SNR performance for Nyquist applications. Best THD performance is realized when the capacitor and resistor values are both zero, but this would compromise SNR and SINAD performance. Generally, there should be no resistor or capacitor between the ADC input and any amplifier for undersampling applications.

The circuit of Figure 32 has both gain and offset adjustments. If you eliminate these adjustments normal circuit tolerances may cause signal clipping unless care is exercised in the worst case analysis of component tolerance and the input signal excursion is appropriately limited to account for the worst case conditions. Of course, this means that the designer will not be able to depend upon getting a full scale output with maximum signal input.

Full scale and offset adjustments may also be made by adjusting V_{RT} and V_{RB} , perhaps with the aid of a pair of DACs.

SNAS060I - JUNE 2000-REVISED MAY 2013



POWER SUPPLY CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10 μ F tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 cm) of the A/D power pins, with a 0.1 μ F ceramic chip capacitor placed within one centimeter of the converter's power supply pins. Leadless chip capacitors are preferred because they have low lead inductance.

While a single voltage source is recommended for the V_A and DR V_D supplies of the ADC08100, these supply pins should be well isolated from each other to prevent any digital noise from being coupled into the analog portions of the ADC. A choke or 27 Ω resistor is recommended between these supply lines with adequate bypass capacitors close to the supply pins.

As is the case with all high speed converters, the ADC08100 should be assumed to have little power supply rejection. None of the supplies for the converter should be the supply that is used for other digital circuitry in any system with a lot of digital power being consumed. The ADC supplies should be the same supply used for other analog circuitry.

No pin should ever have a voltage on it that is in excess of the supply voltage or below ground by more than 300 mV, not even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital, do not come up any faster than does the voltage at the ADC08100 power pins.

THE DIGITAL INPUT PINS

The ADC08100 has two digital input pins: The PD pin and the Clock pin.

The PD Pin

The Power Down (PD) pin, when high, puts the ADC08100 into a low power mode where power consumption is reduced to 1 mW. Output data is valid and accurate about 1 microsecond after the PD pin is brought low.

The digital output pins retain the last conversion output code when either the clock is stopped or the PD pin is high.

The ADC08100 Clock

Although the ADC08100 is tested and its performance is ensured with a 100 MHz clock, it typically will function well with clock frequencies from 20 MHz to 125 MHz.

Halting the clock will provide nearly as much power saving as raising the PD pin high. Typical power consumption with a stopped clock is 3 mW, compared to 1 mW when PD is high. The digital outputs will remain in the same state as they were before the clock was halted.

Once the clock is restored (or the PD pin is brought low), there is a time of about 1 microsecond before the output data is valid. However, because of the linear relationship between total power consumption and clock frequency, the part requires about one microsecond after the clock is restarted or substantially changed in frequency before the part returns to its specified accuracy.

The low and high times of the clock signal can affect the performance of any A/D Converter. Because achieving a precise duty cycle is difficult, the ADC08100 is designed to maintain performance over a range of duty cycles. While it is specified and performance is ensured with a 50% clock duty cycle and 100 Msps, ADC08100 performance is typically maintained with clock high and low times of 2 ns, corresponding to a clock duty cycle range of 20% to 80% with a 100 MHz clock. Note that the clock high and low times of 2 ns may not be asserted together.

The **CLOCK** line should be series terminated at the clock source in the characteristic impedance of that line. If the clock line is longer than

$$\frac{t_r}{6 \times t_{PD}}$$

where

- t_r is the clock rise time
- t_{PD} is the propagation rate of the signal along the trace

(5)

The **CLOCK** pin should be a.c. terminated with a series RC to ground such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is:



(6)

(7)

$$C \geq \frac{4 \times t_{PD} \times L}{Z_{o}}$$

where •

t_{PD} is the signal propagation rate down the clock line

"L" is the line length and Z_o is the characteristic impedance of the clock line. This termination should be located as close as possible to, but within one centimeter of, the ADC08100 clock pin. Typical t_{PD} is about 150 ps/inch on FR-4 board material. For FR-4 board material, the value of C becomes

$$C \ge \frac{6 \times 10^{-10} \times L}{Z_{o}}$$

where

• L is the length of the clock line in inches.

LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A combined analog and digital ground plane should be used.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise because of the skin effect. Total surface area is more important than is total ground plane volume. Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

High power digital components should not be located on or near a straight line between the ADC or any linear component and the power supply area as the resulting common return current path could cause fluctuation in the analog input "ground" return of the ADC.

The DR Gnd connection to the ground plane should not use the same feedthrough use by other ground connections.

Generally, analog and digital lines should cross each other at 90° to avoid getting digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. Clock lines should be isolated from ALL other lines, analog AND digital. Even the generally accepted 90° crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane.




Figure 33. Layout Example



SNAS060I - JUNE 2000 - REVISED MAY 2013

Figure 33 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed together away from any digital components.

DYNAMIC PERFORMANCE

The ADC08100 is AC tested and its dynamic performance is ensured. To meet the published specifications, the clock source driving the CLK input must exhibit less than 3 ps (rms) of jitter. For best AC performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See Figure 34.

It is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal. The clock signal can also introduce noise into the analog path.




Figure 34. Isolating the ADC Clock from Digital Circuitry

COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 300 mV below the ground pins or 300 mV above the supply pins. Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A 51 Ω resistor in series with the offending digital input will usually eliminate the problem.

Care should be taken not to overdrive the inputs of the ADC08100. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current is required from DR V_D and DR GND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Buffering the digital data outputs (with a 74F541, for example) may be necessary if the data bus capacitance exceeds 10 pF. Dynamic performance can also be improved by adding 100 Ω series resistors at each digital output, reducing the energy coupled back into the converter input pins.

Using an inadequate amplifier to drive the analog input. As explained in THE ANALOG INPUT, the capacitance seen at the input alternates between 3 pF and 4 pF with the clock. This dynamic capacitance is more difficult to drive than is a fixed capacitance, and should be considered when choosing a driving device. The LMH6702 and the LMH6628 have been found to be good devices for driving the ADC08100.

Driving the V_{RT} pin or the V_{RB} pin with devices that can not source or sink the current required by the ladder. As mentioned in REFERENCE INPUTS, care should be taken to see that any driving devices can source sufficient current into the V_{RT} pin and sink sufficient current from the V_{RB} pin. If these pins are not driven with devices than can handle the required current, these reference pins will not be stable, resulting in a reduction of dynamic performance.

Using a clock source with excessive jitter, using an excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. The use of simple gates with RC timing is generally inadequate as a clock source.

Copyright © 2000-2013, Texas Instruments Incorporated



SNAS060I - JUNE 2000 - REVISED MAY 2013

REVISION HISTORY

Ch	nanges from Revision H (May 2013) to Revision I F	age
•	Changed layout of National Data Sheet to TI format	. 20



11-Jan-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
ADC08100CIMTC	ACTIVE	TSSOP	PW	24	61	Non-RoHS & Green	Call TI	Call TI	-40 to 85	ADC08100 CIMTC	Samples
ADC08100CIMTC/NOPB	ACTIVE	TSSOP	PW	24	61	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	ADC08100 CIMTC	Samples
ADC08100CIMTCX/NOPB	ACTIVE	TSSOP	PW	24	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	ADC08100 CIMTC	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

11-Jan-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC08100CIMTCX/NOPB	TSSOP	PW	24	2500	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-May-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC08100CIMTCX/NOPB	TSSOP	PW	24	2500	367.0	367.0	35.0

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated