

#### SNAS523D - JUNE 1999-REVISED MARCH 2013

### ADC0844/ADC0848 8-Bit µP Compatible A/D Converters with Multiplexer Options

Check for Samples: ADC0844, ADC0848

### **FEATURES**

- Easy Interface to All Microprocessors
- Operates Ratiometrically or with 5 V<sub>DC</sub> Voltage Reference
- No Zero or Full-Scale Adjust Required
- 4-Channel or 8-Channel Multiplexer with Address Logic
- Internal Clock
- 0V to 5V Input Range with Single 5V Power Supply
- Standard Width 20-Pin or 24-Pin PDIP
- 28 Pin PLCC Package

### **KEY SPECIFICATIONS**

- Resolution: 8 Bits
- Total Unadjusted Error: ±1/2 LSB and ± 1 LSB
- Single Supply: 5 V<sub>DC</sub>
- Low Power: 15 mW
- Conversion Time: 40 µs


#### **Block Diagram**

#### DESCRIPTION

The ADC0844 and ADC0848 are CMOS 8-bit successive approximation A/D converters with versatile analog input multiplexers. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The differential mode provides low frequency input common mode rejection and allows offsetting the analog range of the converter. In addition, the A/D's reference can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/Ds are designed to operate from the control bus of a wide variety of microprocessors. TRI-STATE output latches that directly drive the data bus permit the A/Ds to be configured as memory locations or I/O devices to the microprocessor with no interface logic necessary.



\* ADC0848 shown in PDIP Package CH5-CH8 not included on the ADC0844

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

#### **Connection Diagram**




Figure 1. PLCC Package (Top View)




Figure 2. 20-Pin PDIP (Top View)




Figure 3. 28-Pin PDIP (Top View)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

Supply Voltage (V <sub>CC</sub> )			6.5V
Voltogo	Logic Control Inputs		-0.3V to +15V
Voltage	At Other Inputs and Outp	outs	-0.3V to V <sub>CC</sub> +0.3V
Input Current at Any Pin <sup>(4)</sup>			5 mA
Package Input Current <sup>(4)</sup>	20 mA		
Storage Temperature	−65°C to +150°C		
Package Dissipation at T <sub>A</sub> =25°C			875 mW
ESD Susceptibility <sup>(5)</sup>			800V
	PDIP Package		260°C
Lead Temperature (Soldering, 10 seconds)		Vapor Phase (60 seconds)	215°C
	PLCC Package	Infrared (15 seconds)	220°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

(2) All voltages are measured with respect to the ground pins.

<sup>(3)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

<sup>(4)</sup> When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supply rails (V<sub>IN</sub> < V<sup>−</sup>or V<sub>IN</sub> > V<sup>+</sup>) the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

<sup>(5)</sup> Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.



SNAS523D - JUNE 1999-REVISED MARCH 2013

#### www.ti.com

#### **Operating Conditions**<sup>(1)(2)</sup>

Supply Voltage (V <sub>CC</sub> )		4.5 $V_{\text{DC}}$ to 6.0 $V_{\text{DC}}$
	ADC0844CCN, ADC0848BCN, ADC0848CCN	0°C≤T <sub>A</sub> ≤70°C
Temperature Range (T <sub>MIN</sub> ≤T <sub>A</sub> ≤T <sub>MAX</sub> )	ADC0844BCJ <sup>(3)</sup> , ADC0844CCJ <sup>(3)</sup> , ADC0848BCV, ADC0848CCV	−40°C≤T <sub>A</sub> ≤85°C

 Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

(2) All voltages are measured with respect to the ground pins.

(3) Product/package combination obsolete; shown for reference only.

#### **Electrical Characteristics**

The following specifications apply for  $V_{CC} = 5 V_{DC}$  unless otherwise specified. Boldface limits apply from  $T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_i = 25^{\circ}C$ .

	Parameter	Conditions		0C0844BC 0C0844CC		AI AI AI AI	Limit Units		
			Typ <sup>(2)</sup>	Tested Limit <sup>(3)</sup>	Design Limit <sup>(4)</sup>	Тур <sup>(2)</sup>	Tested Limit <sup>(3)</sup>	Design Limit <sup>(4)</sup>	
CONVERTE	R AND MULTIPLEXER CHA	RACTERISTICS							
Maximum Total									
Unadjusted Error	ADC0844BCN, ADC0848BCN, BCV	- V <sub>REE</sub> = 5.00 V <sub>DC</sub> <sup>(5)</sup>					±1⁄2	±1⁄2	LSB
	ADC0844CCN, ADC0848CCN, CCV	$V_{\text{REF}} = 5.00 V_{\text{DC}}^{(0)}$					±1	±1	LSB
	ADC0844CCJ <sup>(1)</sup>			±1					LSB
Minimum Re	ference Input Resistance		2.4	1.1		2.4	1.2	1.1	kΩ
Maximum Reference Input Resistance			2.4	5.9		2.4	5.4	5.9	kΩ
Maximum Common-Mode Input Voltage		See <sup>(6)</sup>		V <sub>CC</sub> + 0.05			V <sub>CC</sub> + 0.05	V <sub>CC</sub> + 0.05	V
Minimum Common-Mode Input Voltage		See <sup>(6)</sup>		GND - 0.05			GND - 0.05	GND - 0.05	V
DC Common	-Mode Error	Differential Mode	±1/16	±1⁄4		±1/16	±¼	±1/4	LSB
Power Suppl	y Sensitivity	$V_{CC} = 5V \pm 5\%$	±1/16	±1/8		±1/16	±1⁄8	±1/8	LSB
Off Channel		On Channel = 5V, Off Channel = $0V^{(7)}$		-1			-0.1	-1	μA
On Channer	Leakage Current	On Channel = 0V, Off Channel = 5V		1			0.1	1	μA
DIGITAL AN	D DC CHARACTERISTICS								
V <sub>IN(1)</sub> , Logica	al "1" Input Voltage (Min)	$V_{CC} = 5.25V$		2.0			2.0	2.0	V
V <sub>IN(0)</sub> , Logica	al "0" Input Voltage (Max)	$V_{CC} = 4.75V$		0.8			0.8	0.8	V
I <sub>IN(1)</sub> , Logical	"1" Input Current (Max)	V <sub>IN</sub> = 5.0V	0.005	1		0.005		1	μA
I <sub>IN(0)</sub> , Logical	"0" Input Current (Max)	$V_{IN} = 0V$	-0.005	-1		-0.005		-1	μA

(1) This product/package combination is obsolete. Shown for reference only.

(2) Typical figures are at 25°C and represent most likely parametric norm.

(3) Tested limits are specified to TI's AOQL (Average Outgoing Quality Level).

(4) Design limits are specified by not 100% tested. These limits are not used to calculate outgoing quality levels.

(5) Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.

(6) For  $V_{IN}(-) \ge V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forwardconduct for analog input voltages one diode drop below ground or one diode drop greater than  $V_{CC}$  supply. Be careful during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0  $V_{DC}$  to 5  $V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading.

(7) Off channel leakage current is measured after the channel selection.

Copyright © 1999–2013, Texas Instruments Incorporated

### SNAS523D - JUNE 1999 - REVISED MARCH 2013

#### **Electrical Characteristics (continued)**

The following specifications apply for  $V_{CC}$  = 5  $V_{DC}$  unless otherwise specified. Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits  $T_A = T_i = 25^{\circ}C$ .

Parameter	Conditions		C0844BC C0844CC		AC AC AC AC	Limit Units		
		Тур <sup>(2)</sup>	Tested Limit <sup>(3)</sup>	Design Limit <sup>(4)</sup>	Тур <sup>(2)</sup>	Tested Limit <sup>(3)</sup>	Design Limit <sup>(4)</sup>	
)/ Logical "4" Output ) (altage (Min)	$V_{CC} = 4.75V, I_{OUT} = -360 \ \mu A$		2.4			2.8	2.4	V
V <sub>OUT(1)</sub> , Logical "1" Output Voltage (Min)	I <sub>OUT</sub> = -10 μA		4.5			4.6	4.5	V
V <sub>OUT(0)</sub> , Logical "0" Output Voltage (Max)	$V_{CC} = 4.75V, I_{OUT} = 1.6 \text{ mA}$		0.4			0.34	0.4	V
I <sub>OUT</sub> , TRI-STATE Output Current (Max)	V <sub>OUT</sub> = 0V	-0.01	-3		-0.01	-0.3	-3	μA
IOUT, TRI-STATE Output Current (Max)	V <sub>OUT</sub> = 5V	0.01	3		0.01	0.3	3	μA
I <sub>SOURCE</sub> , Output Source Current (Min)	V <sub>OUT</sub> = 0V	-14	-6.5		-14	-7.5	-6.5	mA
I <sub>SINK</sub> , Output Sink Current (Min)	$V_{OUT} = V_{CC}$	16	8.0		16	9.0	8.0	mA
I <sub>CC</sub> , Supply Current (Max)	$\overline{\text{CS}}$ = 1, V <sub>REF</sub> Open	1	2.5		1	2.3	2.5	mA

#### **AC Electrical Characteristics**

The following specifications apply for  $V_{CC}$  = 5 $V_{DC}$ ,  $t_r$  =  $t_f$  = 10 ns unless otherwise specified. Boldface limits apply from T<sub>MIN</sub> to  $T_{MAX}$ ; all other limits  $T_A = T_j = 25^{\circ}C$ .

Parameter	Conditions	Typ <sup>(1)</sup>	Tested Limit <sup>(2)</sup>	Design Limit <sup>(3)</sup>	Units
$t_{C}$ , Maximum Conversion Time (See Figure 7)		30	40	60	μs
$t_{W(\overline{WR})}$ , Minimum $\overline{WR}$ Pulse Width	See <sup>(4)</sup>	50	150		ns
$t_{ACC},MaximumAccessTime$ (Delay from Falling Edge of $\overline{RD}$ to Output Data Valid)	$C_L = 100 \text{ pF}^{(4)}$	145		225	ns
$\underline{t_{1Hi}}, t_{0Hi}, \text{TRI-STATE}$ Control (Maximum Delay from Rising Edge of RD to Hi-Z State)	$C_L = 10 \text{ pF}, R_L = 10k^{(4)}$	125		200	ns
$t_{Wl,} \underline{t_{Rl,}}$ Maximum Delay from Falling Edge of $\overline{WR}$ or $\overline{RD}$ to Reset of INTR	- (4)	200	400		ns
t <sub>DS</sub> , Minimum Data Set-Up Time	See <sup>(4)</sup>	50	100		ns
t <sub>DH</sub> , Minimum Data Hold Time		0	50		ns
C <sub>IN</sub> , Capacitance of Logic Inputs		5			pF
C <sub>OUT</sub> , Capacitance of Logic Outputs		5			pF

Typical figures are at 25°C and represent most likely parametric norm. (1)

(2)

Tested limits are specified to Tl's AOQL (Average Outgoing Quality Level). Design limits are specified by not 100% tested. These limits are not used to calculate outgoing quality levels. (3) (4)


The temperature coefficient is 0.3%/°C.


SNAS523D - JUNE 1999-REVISED MARCH 2013



#### www.ti.com

**Typical Performance Characteristics** 






### ADC0844, ADC0848


Texas INSTRUMENTS


www.ti.com

SNAS523D - JUNE 1999 - REVISED MARCH 2013




#### **TRI-STATE Test Circuits and Waveforms**





 $t_r = 20 \text{ ns}$ 

#### Leakage Current Test Circuit




6


Texas Instruments


www.ti.com

SNAS523D - JUNE 1999 - REVISED MARCH 2013




Read strobe must occur at least 600 ns after the assertion of interrupt to ensure reset of  $\overline{\rm INTR}$  . MA stands for MUX address.





#### ADC0848 Functional Block Diagram





SNAS523D - JUNE 1999-REVISED MARCH 2013

#### **Functional Description**

The ADC0844 and ADC0848 contain a 4-channel and 8-channel analog input multiplexer (MUX) respectively. Each MUX can be configured into one of three modes of operation differential, pseudo-differential, and single ended. These modes are discussed in Applications Information. The specific mode is selected by loading the MUX address latch with the proper address (see Table 1 and Table 2). Inputs to the MUX address latch (MA0-MA4) are common with data bus lines (DB0-DB4) and are enabled when the RD line is high. A conversion is initiated via the CS and WR lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of WR will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR, with RD high, strobes the data on the MA0/DB0-MA4/DB4 inputs into the MUX address latch to select a new input configuration and start a conversion. If the RD line is held low during the entire low period of WR the previous MUX configuration is retained, and the data of the previous conversion is the output on lines DB0-DB7. After the conversion cycle ( $t_c \le 40 \mu$ s), which is set by the internal clock frequency, the digital data is transferred to the output latch and the INTR is asserted low. Taking CS and RD low resets INTR output high and outputs the conversion result on the data lines (DB0-DB7).

#### **APPLICATIONS INFORMATION**

#### MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single ended, or pseudo-differential. Figure 12 shows the three modes using the 4-channel MUX ADC0844. The eight inputs of the ADC0848 can also be configured in any of the three modes. In the differential mode, the ADC0844 channel inputs are grouped in pairs, CH1 with CH2 and CH3 with CH4. The polarity assignment of each channel in the pair is interchangeable. The single-ended mode has CH1–CH4 assigned as the positive input with the negative input being the analog ground (AGND) of the device. Finally, in the pseudo-differential mode CH1–CH3 are positive inputs referenced to CH4 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input common-mode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.


The analog input voltages for each channel can range from 50 mV below ground to 50 mV above V<sub>CC</sub> (typically 5V) without degrading conversion accuracy.




SNAS523D – JUNE 1999 – REVISED MARCH 2013

				Tab	le 1. Al	)C0844	MUX A	DDRES	SING					
	MUX A	ddress		CS	WR	RD			Channel	#				
MA3	MA2	MA1	MA0	CS	WR	RD	CH1	CH2	CH3	CH4	AGND	MUX Mode		
Х	L	L	L	L		Н	+	-						
х	L	L	н	L	NP	н	-	+				Differential		
Х	L	н	L	L		н			+	-				
Х	L	н	н	L		н			-	+				
L	Н	L	L	L		Н	+				-			
L	н	L	н	L	NP	н		+			-	Cingle Ended		
L	н	н	L	L		н			+		-	Single-Ended		
L	н	н	н	L		н				+	-			
Н	Н	L	L	L		Н	+			-				
н	н	L	н	L	NP	н		+		-		Pseudo- Differential		
Н	н	н	L	L		н			+	-				
Х	Х	Х	Х	L	NP	L	Previous Channel Configuration							

#### Table 1. ADC0844 MUX ADDRESSING<sup>(1)</sup>








Figure 12. Analog Input Multiplexer Options

#### **REFERENCE CONSIDERATIONS**

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between  $V_{IN(MAX)}$  and  $V_{IN(MIN)}$ ) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 k $\Omega$ . This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (Figure 13), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the  $V_{REF}$  pin can be tied to  $V_{CC}$ . This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition. For absolute accuracy (Figure 14), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the  $V_{CC}$  supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V<sub>REF</sub>/256).



#### THE ANALOG INPUTS

# SNAS523D – JUNE 1999 – REVISED MARCH 2013

ADC0844, ADC0848

#### Analog Differential Voltage Inputs and Common-Mode Rejection

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" inputs is  $\frac{1}{2}$  of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

 $V_{\text{ERROR}(\text{MAX})} = V_{\text{peak}} (2\pi f_{\text{CM}}) \times 0.5 \times \left(\frac{t_{\text{C}}}{8}\right)$ 

where

- f<sub>CM</sub> is the frequency of the common-mode signal
- V<sub>peak</sub> is its peak voltage value
- t<sub>C</sub> is the conversion time

For a 60 Hz common-mode signal to generate a  $\frac{1}{4}$  LSB error ( $\approx$ 5 mV) with the converter running at 40  $\mu$ S, its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

	MU	X Addr	ess		CS	WR	RD					Chann	el				
MA4	MA3	MA2	MA1	MA0	LS	WR	RD	CH1	CH2	CH3	CH4	CH5	CH6	CH7	CH8	AGND	MUX Mode
Х	L	L	L	L	L		н	+	-								
Х	L	L	L	н	L		н	-	+								
Х	L	L	н	L	L		н			+	-						
Х	L	L	н	н	L	NP	н			-	+						Differential
Х	L	н	L	L	L		н					+	-				Differential
Х	L	н	L	н	L		н					-	+				
Х	L	н	н	L	L		н							+	-		
Х	L	н	н	н	L		н							-	+		
L	Н	L	L	L	L		н	+								-	
L	н	L	L	н	L		н		+							-	
L	н	L	н	L	L		н			+						-	
L	н	L	н	н	L	NP	н				+					-	Circula Endad
L	н	н	L	L	L		н					+				-	Single-Ended
L	н	н	L	н	L		н						+			-	
L	н	н	н	L	L		н							+		-	
L	н	н	н	н	L		н								+	-	
Н	Н	L	L	L	L		Н	+							-		
н	Н	L	L	Н	L		н		+						-		
н	н	L	н	L	L		н			+					-		
н	н	L	н	н	L	NP	н				+				-		Pseudo- Differential
н	н	н	L	L	L		н					+			-		Dillerential
н	н	н	L	н	L		н						+		-		
н	н	н	н	L	L		н							+	-		
Х	Х	Х	Х	Х	L		L			Prev	ious Cl	hannel	Configu	ration			

Table 2. ADC0848 MUX Addressing <sup>(1</sup>	Addressina <sup>(1)</sup>	MUX	ADC0848	Table 2.
---	---------------------------	-----	---------	----------

(1) X = don't care, NP = negative pulse



#### **Input Current**

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k $\Omega$ .

#### Input Source Resistance

The limitation of the input source resistance due to the DC leakage currents of the input multiplexer is important. A worst-case leakage current of  $\pm 1 \ \mu$ A over temperature will create a 1 mV input error with a 1 k $\Omega$  source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

#### **OPTIONAL ADJUSTMENTS**

#### Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{IN(MIN)}$ , is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any  $V_{IN}$  (-) input at this  $V_{IN(MIN)}$  value. This is useful for either differential or pseudo-differential modes of input channel configuration.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V<sup>-</sup> input and applying a small magnitude positive voltage to the V<sup>+</sup> input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal  $\frac{1}{2}$  LSB value ( $\frac{1}{2}$  LSB=9.8 mV for V<sub>REF</sub>=5.000 V<sub>DC</sub>).

#### Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1  $\frac{1}{2}$  LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V<sub>REF</sub> input for a digital output code changing from 1111 1110 to 1111 1111.

#### Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A  $V_{IN}$  (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the  $00_{HEX}$  to  $01_{HEX}$  code transition.




Figure 13. Referencing Examples - Ratiometric

FXAS

**NSTRUMENTS** 




Figure 14. Referencing Examples - Absolute with a Reduced Span

The full-scale adjustment should be made [with the proper  $V_{IN}$  (-) voltage applied] by forcing a voltage to the  $V_{IN}$  (+) input which is given by:

$$V_{IN}$$
 (+) fs adj =  $V_{MAX} - 1.5 \left[ \frac{(V_{MAX} - V_{MIN})}{256} \right]$ 

where

- $V_{MAX}$  = the high end of the analog input range
- $V_{MIN}$  = the low end (the offset zero) of the analog range. (Both are ground referenced.) (1)

The  $V_{REF}$  (or  $V_{CC}$ ) voltage is then adjusted to provide a code change from  $FE_{HEX}$  to  $FF_{HEX}$ . This completes the adjustment procedure.

For an example see the Zero-Shift and Span Adjust circuit below.





Figure 15. Zero-Shift and Span Adjust ( $2V \le V_{IN} \le 5V$ )

### ADC0844, ADC0848



www.ti.com


SNAS523D - JUNE 1999 - REVISED MARCH 2013




#### Figure 16. Differential Voltage Input 9-Bit A/D

Diodes are 1N914

DO = all 1s if  $V_{IN}(+)>V_{IN}(-)$ 





#### Figure 18. Protecting the Input

\* V<sub>IN</sub>(-)=0.15 V<sub>CC</sub>

15% of  $V_{CC} \leq V_{XDR} \leq 85\%$  of  $V_{CC}$ 




Figure 20. Operating with Automotive Ratiometric Transducers




Figure 17. Span Adjust ( $0V \le V_{IN} \le 3V$ )





Figure 19. High Accuracy Comparators


XAS

STRUMENTS



Note: DUT pin numbers in parentheses are for ADC0844, others are for ADC0848.

Figure 21. A Stand Alone Circuit



 $\overline{\text{CS}} \cdot \overline{\text{WR}}$  will update the channel configuration and start a conversion.  $\overline{\text{CS}} \cdot \overline{\text{RD}}$  will read the conversion data and start a new conversion without updating the channel configuration. Waiting for the end of this conversion is not necessary. A  $\overline{\text{CS}} \cdot \overline{\text{WR}}$  can immediately follow the  $\overline{\text{CS}} \cdot \overline{\text{RD}}$ .

#### Figure 22. Start a Conversion without Updating the Channel Configuration



SNAS523D – JUNE 1999 – REVISED MARCH 2013

www.ti.com




Figure 23. ADC0844—INS8039 Interface

Sample Program for ADC0844 - INS8039 Interface Converting Two Ratiometric Differential Signals

			ORG	0н	
0000	04 10		JMP	BEGIN	;START PROGRAM AT ADDR 10
			ORG	10H	;MAIN PROGRAM
0010	B9 FF	BEGIN:	MOV	R1,#0FFH	;LOAD R1 WITH AN UNUSED ADDR
					;LOCATION
0012	в8 20		MOV	R0,#20H	;A/D DATA ADDRESS
0014	89 FF		ORL	P1,#0FFH	;SET PORT 1 OUTPUTS HIGH
0016	23 00		MOV	А,00Н	;LOAD THE ACC WITH A/D MUX DATA
					;CH1 AND CH2 DIFFERENTIAL
0018	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
001A	23 02		MOV	А,#02Н	;LOAD THE ACC WITH A/D MUX DATA
					;CH3 AND CH4 DIFFERENTIAL
001C	18		INC	R0	;INCREMENT THE A/D DATA ADDRESS
001D	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
			;CONTI	NUE MAIN PROGRAM	
			; CONVE	RSION SUBROUTINE	
			;ENTRY	ACC-A/D MUX DATA	
			;EXIT:	ACC-CONVERTED DATA	

			ORG	50H	
0050	99 FE	CONV:	ANL	P1#0FEH	;CHIP SELECT THE A/D
0052	91		MOVX	@R1,A	;LOAD A/D MUX & START CONVERSION
0053	09	LOOP:	IN	A,P1	;INP <u>UT I</u> NTR STATE
0054	32 53		JB1	LOOP	; IF <u>INTR</u> = 1 GOTO LOOP
0056	81		MOVX	A,@R1	; IF INTR = 0 INPUT A/D DATA
0057	89 01		ORL	P1,&01H	;CLEAR THE A/D CHIP SELECT
0059	A0		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		;RETURN TO MAIN PROGRAM

Copyright © 1999–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

SNAS523D - JUNE 1999-REVISED MARCH 2013




Figure 24. I/O Interface to NSC800

#### Sample Program for ADC0848 - NSC800 Interface

0008		NCONV	EQU	16	
000F		DEL	EQU	15	;DELAY 50 µSEC CONVERSION
001F		CS	EQU	1FH	;THE BOARD ADDRESS
3C00		ADDTA	EQU	003CH	;START OF RAM FOR A/D
					;DATA
0000'	08 09 0A 0B	MUXDTA:	DB	08н,09н,0Ан,0ВН	;MUX DATA
0004'	OC OD OE OF		DB	OCH,ODH,OEH,OFH	
0008'	0E 1F	START:	LD	C,CS	
000A'	06 16		LD	B, NCONV	
000C'	21 0000'		LD	hl, muxdta	
000F'	11 003C		LD	DE , ADDTA	
0012'	ED A3	STCONV:	OUTI		;LOAD A/D'S MUX DATA
					;AND START A CONVERSION
0014'	EB		ΕX	DE,HL	;HL=RAM ADDRESS FOR THE
					;A/D DATA
0015'	3E OF		LD	A,DEL	
0017'	3D	WAIT:	DEC	A	;WAIT 50 µSEC FOR THE
0018'	C2 0013'		JP	NZ,WAIT	;CONVERSION TO FINISH
001B'	ED A2		INI		;STORE THE A/D'S DATA
					;CONVERTED ALL INPUTS?
001D'	EB		EX	DE,HL	
001E'	C2 000E'		JP	NZ,STCONV	; IF NOT GOTO STCONV
			END		

Note: This routine sequentially programs the MUX data latch in the signal-ended mode. For CH1-CH8 a conversion is started, then a 50  $\mu$ s wait for the A/D to complete a conversion and the data is stored at address ADDTA for CH1, ADDTA + 1 for CH2, etc.

SNAS523D-JUNE 1999-REVISED MARCH 2013

# **REVISION HISTORY**

Changes from Revision C (March 2013) to Revision D							
•	Changed layout of National Data Sheet to TI format	17					



www.ti.com



27-Oct-2016

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADC0844CCN/NOPB	ACTIVE	PDIP	NFH	20	18	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	ADC0844CCN	Samples
ADC0848BCV	NRND	PLCC	FN	28	35	TBD	Call TI	Call TI	-40 to 85	ADC0848 BCV	
ADC0848BCV/NOPB	ACTIVE	PLCC	FN	28	35	Green (RoHS & no Sb/Br)	CU SN	Level-2A-245C-4 WEEK	-40 to 85	ADC0848 BCV	Samples
ADC0848BCVX/NOPB	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU SN	Level-2A-245C-4 WEEK	-40 to 85	ADC0848 BCV	Samples
ADC0848CCN	NRND	PDIP	NAM	24	15	TBD	Call TI	Call TI	-40 to 85	ADC0848CCN	
ADC0848CCV	NRND	PLCC	FN	28	35	TBD	Call TI	Call TI	-40 to 85	ADC0848 CCV	
ADC0848CCV/NOPB	ACTIVE	PLCC	FN	28	35	Green (RoHS & no Sb/Br)	CU SN	Level-2A-245C-4 WEEK	-40 to 85	ADC0848 CCV	Samples
ADC0848CCVX	NRND	PLCC	FN	28	750	TBD	Call TI	Call TI	-40 to 85	ADC0848 CCV	
ADC0848CCVX/NOPB	ACTIVE	PLCC	FN	28	750	Green (RoHS & no Sb/Br)	CU SN	Level-2A-245C-4 WEEK	-40 to 85	ADC0848 CCV	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



27-Oct-2016

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# NAM0024D



# **MECHANICAL DATA**

### NFH0020A





### **GENERIC PACKAGE VIEW**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **FN0028A**



### **PACKAGE OUTLINE**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



<sup>1.</sup> All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
  Reference JEDEC registration MS-018.




# FN0028A

# **EXAMPLE BOARD LAYOUT**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### FN0028A

# **EXAMPLE STENCIL DESIGN**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated