





SBAS018A - JANUARY 1992 - REVISED SEPTEMBER 2003

# **12-Bit 10μs Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER**

# **FEATURES**


- 100kHz SAMPLING RATE
- 72dB SINAD WITH 45kHz INPUT
- ±1/2 LSB INL AND DNL
- SIX SPECIFIED INPUT RANGES
- SERIAL OUTPUT
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 16-BIT ADS7809
- USES INTERNAL OR EXTERNAL REFERENCE
- 100mW MAX POWER DISSIPATION
- 0.3" SO-20
- SIMPLE DSP INTERFACE

# DESCRIPTION

The ADS7808 is a complete 12-bit sampling analog-to-digital using state-of-the-art CMOS structures. It contains a 12-bit capacitor-based SAR A/D with S/H, reference, clock, and a serial data interface. Data can be output using the internal clock, or can be synchronized to an external data clock. The ADS7808 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7808 is specified at a 100kHz sampling rate, and specified over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including  $\pm$ 10V and 0V to 5V, while an innovative design operates from a single +5V supply, with power dissipation under 100mW.

The ADS7808 is available in a 0.3" SO-20, fully specified for operation over the industrial  $-40^{\circ}$ C to  $+85^{\circ}$ C range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Analog Inputs: R1 <sub>IN</sub>	±25V
R2 <sub>IN</sub>	±25V
R3 <sub>IN</sub>	±25V
CAP	V <sub>ANA</sub> +0.3V to AGND2 -0.3V
REF	Indefinite Short to AGND2,
	Momentary Short to VANA
Ground Voltage Differences: DGND, AGN	D2 ±0.3V
V <sub>ANA</sub>	
V <sub>DIG</sub> to V <sub>ANA</sub>	
V <sub>DIG</sub>	7V
Digital Inputs	
Maximum Junction Temperature	+165°C
Internal Power Dissipation	
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

#### PACKAGE/ORDERING INFORMATION

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (DB)	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7808U "	±0.9 "	70 "	SO-20 "	DW "	–40°C to +85°C "	ADS7808U "	ADS7808U ADS7808U/1K	Tube, 38 Tape and Reel, 1000
ADS7808UB "	±0.45 "	72 "				ADS7808UB "	ADS7808UB ADS7808UB/1K	Tube, 38 Tape and Reel, 1000

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

# **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40^{\circ}$ C to +85°C,  $f_S = 100$ kHz,  $V_{DIG} = V_{ANA} = +5V$ , using internal reference and fixed resistors as shown in Figure 4, unless otherwise specified.

			ADS7808U			ADS7808U	В	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
RESOLUTION				12			*	Bits
ANALOG INPUT Voltage Ranges			±10'		, etc. (See	Fable I)		
Impedance Capacitance			35	See Ta		*		pF
THROUGHPUT SPEED Conversion Time Complete Cycle Throughput Rate	Acquire and Convert	100	5.7	8 10	*	*	* *	μs μs kHz
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes			Specified	±0.9 ±0.9		*	±0.45 ±0.45	LSB <sup>(1)</sup> LSB
Transition Noise <sup>(2)</sup> Full Scale Error <sup>(3,4)</sup>			0.1	±0.5		*	±0.25	LSB %
Full Scale Error Drift Full Scale Error <sup>(3,4)</sup>	Ext. 2.5000V Ref		±7	±0.5		±5	±0.25	ppm/°C
Full Scale Error Drift Bipolar Zero Error <sup>(3)</sup> Bipolar Zero Error Drift	Ext. 2.5000V Ref Bipolar Ranges Bipolar Ranges		±2 ±2	±10		* ±2	*	ppm/°C mV ppm/°C
Unipolar Zero Error <sup>(3)</sup>	0V to 10V Range 0V to 4V Range		±£	±5 ±3		± <b>£</b>	*	mV mV
Unipolar Zero Error Drift Recovery to Rated Accuracy after Power Down	0V to 5V Range Unipolar Ranges 1μF Capacitor to CAP		±2 1	±3		* *	*	mV ppm/°C ms
Power Supply Sensitivity ( $V_{DIG} = V_{ANA} = V_D$ )	+4.75V < V <sub>D</sub> < +5.25V			±0.5			*	LSB
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise	$f_{IN} = 45kHz$ $f_{IN} = 45kHz$ $f_{IN} = 45kHz$ $f_{IN} = 45kHz$ $f_{IN} = 45kHz$	80 70 70	90 90 73 73	-80	* 72 72	* * * * *	*	dB <sup>(5)</sup> dB dB dB
Full-Power Bandwidth <sup>(6)</sup>	119 -		250			*		kHz





# ELECTRICAL CHARACTERISTICS (Cont.)

At  $T_A = -40^{\circ}C$  to +85°C,  $f_S = 100$ kHz,  $V_{DIG} = V_{ANA} = +5V$ , using internal reference and fixed resistors shown in Figure 4, unless otherwise specified.

			ADS7808U			ADS7808U	В	
PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNITS
SAMPLING DYNAMICS								
Aperture Delay			40			*		ns
Aperture Jitter		Sufficier	nt to meet A			*		ns
Transient Response	FS Step			2			*	μs
Overvoltage Recovery <sup>(7)</sup>			150			*		ns
REFERENCE								
Internal Reference Voltage	No Load	2.48	2.5	2.52	*	*	*	V
Internal Reference Source Current			1			*		μΑ
(Must use external buffer)				0.7				
External Reference Voltage Range		2.3	2.5	2.7	*	*	*	V
for Specified Linearity				100				
External Reference Current Drain	Ext. 2.5000V Ref			100			*	μΑ
DIGITAL INPUTS								
Logic Levels								
V <sub>IL</sub>		-0.3		+0.8	*		*	V
V <sub>IH</sub> <sup>(8)</sup>		+2.0		V <sub>D</sub> +0.3V	*		*	V
l <sub>IL</sub>	$V_{IL} = 0V$			±10			*	μΑ
I <sub>IH</sub>	$V_{\rm IH} = 5V$			±10			*	μΑ
DIGITAL OUTPUTS								
Data Format			l		12 bits	1		
Data Coding				vo's Comple		• •		
Pipeline Delay		Conve		s only availa		•	version.	
Data Clock			Selectab	le for interna	l or externa	l data clock		
Internal	EXT/INT LOW		2.3			*		MHz
(Output Only When								
Transmitting Data)								
External	EXT/INT HIGH	0.1		10	*		*	MHz
(Can Run Continually)								
V <sub>OL</sub>	I <sub>SINK</sub> = 1.6mA			+0.4			*	V
V <sub>OH</sub>	$I_{SOURCE} = 500 \mu A$	+4			*			V
Leakage Current	High-Z State,			±5			*	μΑ
	$V_{OUT} = 0V$ to $V_{DIG}$							
Output Capacitance	High-Z State			15			15	pF
POWER SUPPLIES								
Specified Performance								
V <sub>DIG</sub>	Must be $\leq V_{ANA}$	+4.75	+5	+5.25	*	*	*	V
V <sub>ANA</sub>	+4.75	+5	+5.25	*	*	*	V	
I <sub>DIG</sub>		0.3			*		mA	
I <sub>ANA</sub>		16			*		mA	
Power Dissipation: PWRD LOW	$V_{DIG} = V_{ANA} = 5V, f_S = 100kHz$			100			*	mW
PWRD HIGH			50			*		μW
TEMPERATURE RANGE								
Specified Performance		-40		+85	*		*	°C
Derated Performance		-55		+125	*		*	°C
Storage		-65		+150	*		*	°C
Thermal Resistance ( $\theta_{JA}$ )								
SO		75	1		*	1	∘cw	

\* Specifications same as ADS7808U.


NOTES: (1) LSB means Least Significant Bit. For the ±10V input range, one LSB is 4.88mV. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors in Figure 4. Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full scale error is the worst case of –Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to (Noise + Distortion) degrades to 60dB. (7) Recovers to specified performance after 2 x FS input overvoltage. (8) The minimum V<sub>IH</sub> level for the DATACLK signal is 3V.



#### **PIN ASSIGNMENTS**

PIN #	NAME	DESCRIPTION
1	R1 <sub>IN</sub>	Analog Input. See Table I and Figure 4 for input range connections.
2	AGND1	Analog Ground. Used internally as ground reference point. Minimal current flow.
3	R2 <sub>IN</sub>	Analog Input. See Table I and Figure 4 for input range connections.
4	R3 <sub>IN</sub>	Analog Input. See Table I and Figure 4 for input range connections.
5	CAP	Reference Buffer Capacitor. 2.2µF Tantalum to ground.
6	REF	Reference Input/Output. Outputs internal 2.5V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantalum capacitor.
7	AGND2	Analog Ground.
8	SB/BTC	Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's complement format.
9	EXT/INT	Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 12 clock pulses output on DATACLK.
10	DGND	Digital Ground.
11	SYNC	Synch Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK.
12	DATACLK	Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If EXT/INT is LOW, DATACLK will transmit 12 pulses after each conversion, and then remain LOW between conversions.
13	DATA	Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/ <u>BTC</u> . In the external clock mode, after 12-bits of data, the ADS7808 will output the level input on TAG as long as CS is LOW and R/C is HIGH (see Figure 3.) If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK, and between conversions DATA will stay at the level of the TAG input when the conversion was started.
14	TAG	Tag Input for use in external clock mode. If $EXT/\overline{INT}$ is HIGH, digital data input on TAG will be output on DATA with a delay of 12 DATACLK pulses as long as $\overline{CS}$ is LOW and $R/\overline{C}$ is HIGH. See Figure 3.
15	R/Ĉ	Read/Convert Input. With $\overline{CS}$ LOW, a falling edge on R/ $\overline{C}$ puts the internal sample/hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/ $\overline{C}$ with $\overline{CS}$ LOW, or a falling edge on $\overline{CS}$ with R/ $\overline{C}$ HIGH, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion.
16	CS	Chip Select. Internally OR'ed with $R/\overline{C}$ .
17	BUSY	Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. $\overline{CS}$ or R/ $\overline{C}$ must be HIGH when $\overline{BUSY}$ rises, or another conversion will start without time for signal acquisition.
18	PWRD	Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register.
19	V <sub>ANA</sub>	Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1µF ceramic and 10µF Tantalum capacitors.
20	V <sub>DIG</sub>	Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be $\leq V_{ANA}$ .

#### **PIN CONFIGURATION**



ANALOG INPUT RANGE	CONNECT R1 <sub>IN</sub> VIA 200Ω TO	$\begin{array}{c} \text{CONNECT R2}_{\text{IN}} \\ \text{VIA } 100 \Omega \\ \text{TO} \end{array}$	CONNECT R3 <sub>IN</sub> TO	IMPEDANCE
±10V	V <sub>IN</sub>	AGND	CAP	22.9kΩ
±5V	AGND	V <sub>IN</sub>	CAP	13.3kΩ
±3.33	V <sub>IN</sub>	V <sub>IN</sub>	CAP	10.7kΩ
0V to 10V	AGND	V <sub>IN</sub>	AGND	13.3kΩ
0V to 5V	AGND	AGND	V <sub>IN</sub>	10.0kΩ
0V to 4V	V <sub>IN</sub>	AGND	V <sub>IN</sub>	10.7kΩ

TABLE I. Input Range Connections. See Figure 4 for complete information.



SYMBOL	DESCRIPTION	MIN	ТҮР	МАХ	UNITS
t <sub>1</sub>	Convert Pulse Width	40		4500	ns
t <sub>2</sub>	BUSY Delay			65	ns
t <sub>3</sub>	BUSY LOW			8	μs
t <sub>4</sub>	BUSY Delay after End of Conversion		220		ns
t <sub>5</sub>	Aperture Delay		40		ns
t <sub>6</sub>	Conversion Time		5.7	8	μs
t <sub>7</sub>	Acquisition Time			2	μs
$t_{6} + t_{7}$	Throughput Time		9	10	μs
t <sub>8</sub>	$R/\overline{C}$ LOW to DATACLK Delay		450		ns
t <sub>9</sub>	DATACLK Period		440		ns
t <sub>10</sub>	Data Valid to DATACLK HIGH Delay	20	75		ns
t <sub>11</sub>	Data Valid after DATACLK LOW Delay	100	125		ns
t <sub>12</sub>	External DATACLK Period	100			ns
t <sub>13</sub>	External DATACLK HIGH	20			ns
t <sub>14</sub>	External DATACLK LOW	30			ns
t <sub>15</sub>	DATACLK HIGH Setup Time	20		t <sub>12</sub> + 5	ns
t <sub>16</sub>	$R/\overline{C}$ to $\overline{CS}$ Setup Time	10			ns
t <sub>17</sub>	SYNC Delay After DATACLK HIGH	15		35	ns
t <sub>18</sub>	Data Valid Delay	25		55	ns
t <sub>19</sub>	CS to Rising Edge Delay	25			ns
t <sub>20</sub>	Data Available after $\overline{\text{CS}}$ LOW	4.5			μs




FIGURE 1. Basic Conversion Timing.

TABLE II. Conversion and Data Timing  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .




FIGURE 2. Serial Data Timing Using Internal Clock. (CS, EXT/INT and TAG Tied LOW.)

SPECIFIC FUNCTION	cs	R/C	BUSY	EXT/INT	DATACLK	PWRD	SB/BTC	OPERATION
Initiate Conversion and Output Data Using Internal Clock	1>0	0	1	0	Output	0	x	Initiates conversion "n". Data from conversion "n-1" clocked out on DATA synchronized to 12 clock pulses output on DATACLK.
	0	1>0	1	0	Output	0	x	Initiates conversion "n". Data from conversion "n–1" clocked out on DATA synchronized to 12 clock pulses output on DATACLK.
Initiate Conversion and	1>0	0	1	1	Input	0	х	Initiates conversion "n".
Output Data Using External Clock	0	1>0	1	1	Input	0	x	Initiates conversion "n".
CIOCK	1>0	1	1	1	Input	х	x	Outputs a pulse on SYNC followed by data from conversion "n" clocked out synchronized to external DATACLK.
	1>0	1	0	1	Input	0	x	Outputs a pulse on SYNC followed by data from conversion "n–1" clocked out synchronized to external DATACLK. <sup>(1)</sup> Conversion "n" in process.
	0	0>1	0	1	Input	0	x	Outputs a pulse on SYNC followed by data from conversion "n–1" clocked out synchronized to external DATACLK . <sup>(1)</sup> Conversion "n" in process.
Incorrect Conversions	0	0	0>1	x	x	0	x	$\overline{\text{CS}}$ or $\text{R}/\overline{\text{C}}$ must be HIGH or a new conversion will be initiated without time for acquisition.
Power Down	х	x	х	х	х	0	х	Analog circuitry powered. Conversion can proceed.
	x	x	х	x	x	1	x	Analog circuitry disabled. Data from previous conversion maintained in output registers.
Selecting Output Format	x	x	х	x	x	x	0	Serial data is output in Binary Two's Complement format.
	x	x	x	x	x	x	1	Serial data is output in Straight Binary format.

NOTE: (1) See Figure 3b for constraints on previous data valid during conversion.

Table III. Control Truth Table.

				DIGITAL	OUTPUT					
							BINARY TWO COMPLEMEI (SB/BTC LO	NT	STRAIGHT BIN (SB/BTC HIC	
DESCRIPTION			ANALOG				HEX BINARY CODE	CODE	HEX BINARY CODE	CODE
Full-Scale Range	±10	±5	±3.33V	0V to 5V	0V to 10V	0V to 4V				
Least Significant Bit (LSB)	4.88mV	2.44mV	1.63mV	1.22mV	2.44mV	0.98mV				
+Full Scale (FS – 1LSB)	9.99512V	4.99756V	3.33171V	4.99878V	9.99756V	3.99902V	0111 1111 1111	7FF	1111 1111 1111	FFF
Midscale	0V	0V	0V	2.5V	5V	2V	0000 0000 0000	000	1000 0000 0000	800
One LSB Below Midscale	-4.88mV	–2.44mV	–1.63mV	2.49878V	4.99756V	1.99902V	1111 1111 1111	FFF	0111 1111 1111	7FF
-Full Scale	-10V	-5V	-3.333333V	0V	0V	0V	1000 0000 0000	800	0000 0000 0000	000

Table IV. Output Codes and Ideal Input Voltages.








FIGURE 3a. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH). Read After Conversion.






FIGURE 3b. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH.) Read During Conversion (Previous Conversion Results).






FIGURE 4a. Offset/Gain Circuits for Unipolar Input Ranges.






FIGURE 4b. Offset/Gain Circuits for Bipolar Input Ranges.







11-Apr-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS7808P	OBSOLETE	E PDIP	Ν	20		TBD	Call TI	Call TI			
ADS7808PB	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI			
ADS7808U	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	
ADS7808U/1K	NRND	SOIC	DW	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	
ADS7808U/1KE4	NRND	SOIC	DW	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	
ADS7808UB	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U B	
ADS7808UBG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U B	
ADS7808UE4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

#### PACKAGE OPTION ADDENDUM

11-Apr-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7808U/1K	SOIC	DW	20	1000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

9-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7808U/1K	SOIC	DW	20	1000	367.0	367.0	45.0

#### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.





### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS7808U	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	Samples
ADS7808U/1K	ACTIVE	SOIC	DW	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	Samples
ADS7808U/1KE4	NRND	SOIC	DW	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	
ADS7808UB	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U B	Samples
ADS7808UBG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U B	Samples
ADS7808UE4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	ADS7808U	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



#### PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7808U/1K	SOIC	DW	20	1000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

9-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7808U/1K	SOIC	DW	20	1000	367.0	367.0	45.0



### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

