



Sample &

Buy







ADS8350, ADS7850, ADS7250

SBAS580C - MAY 2013 - REVISED JUNE 2014

# ADSxx50 Dual, 750-kSPS, 16-, 14-, and 12-Bit, Simultaneous-Sampling, **Analog-to-Digital Converters**

#### Features 1

- 16-, 14-, and 12-Bit Pin-Compatible Family
- Simultaneously Samples Two Channels
- **Pseudo-Differential Analog Inputs**
- Fast Throughput: 750 kSPS
- **Excellent DC Performance:** 
  - Linearity:
    - ADS8350:
    - 16-Bit NMC DNL, ±2.5 LSB, Max INL – ADS7850:
    - 14-Bit NMC DNL, ±1.5 LSB, Max INL
    - ADS7250:
    - 12-Bit NMC DNL, ±1 LSB, Max INL
- **Excellent AC Performance:** 
  - ADS8350: 85-dB SNR, –96-dB THD
  - ADS7850: 81-dB SNR, –90-dB THD
  - ADS7250: 73-dB SNR, –88-dB THD
- Simple Serial Interface
- Fully-Specified Over Extended Industrial Temperature Range: -40°C to 125°C
- Small Footprint: WQFN-16 (3 mm × 3 mm) •

## 2 Applications

- Motor Control: ٠ Position Measurement Using SinCos Encoders
- **Optical Networking:** EDFA Gain Control Loop
- **Protection Relays**
- Power Quality Measurement
- **Three-Phase Power Controls**
- **Programmable Logic Controllers**
- Industrial Automation

## 3 Description

Tools &

Software


The ADS8350, ADS7850, and ADS7250 belong to a pin-compatible. familv of dual. high-speed, simultaneous-sampling, analog-to-digital converters (ADCs) that support pseudo-differential analog inputs. All devices support a simple serial interface that can operate over a wide power-supply range, enabling easy communication with a large variety of host controllers.

All devices are fully specified over the extended industrial temperature range (-40°C to 125°C) and are available in a pin-compatible, WQFN-16 (3 mm × 3 mm) package.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS7250		
ADS7850	WQFN (16)	3.00 mm × 3.00 mm
ADS8350		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



### **Functional Block Diagram**



## **Table of Contents**

1	Feat	ures 1
2	App	lications 1
3	Desc	cription 1
4		sion History2
5		Configuration and Functions
6		cifications
	6.1	Absolute Maximum Ratings 4
	6.2	Handling Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: All Devices
	6.6	Electrical Characteristics: ADS7250 6
	6.7	Electrical Characteristics: ADS78507
	6.8	Electrical Characteristics: ADS8350 8
	6.9	Timing Characteristics
	6.10	Typical Characteristics: ADS7250 10
	6.11	Typical Characteristics: ADS7850 13
	6.12	Typical Characteristics: ADS8350 16
	6.13	Typical Characteristics: All Devices 19

7	Deta	iled Description	20
	7.1	Overview	20
	7.2	Functional Block Diagram	20
	7.3	Feature Description	21
	7.4	Device Functional Modes	24
8	App	lication and Implementation	26
	8.1	Application Information	26
	8.2	Typical Applications	26
9	Pow	er Supply Recommendations	32
10	Lay	out	33
	10.1	Layout Guidelines	33
	10.2	Layout Example	33
11	Dev	ice and Documentation Support	34
	11.1		
	11.2	Related Links	34
	11.3	Trademarks	34
	11.4	Electrostatic Discharge Caution	34
	11.5	Glossary	34
12	Mec	hanical, Packaging, and Orderable	
		mation	34


## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (April 2014) to Revision C	Page
•	Changed Device Information table to current standards	1
•	Corrected pseudo-differential input and reference connections in the functional block diagram	1
•	Changed Handling Ratings table to current standards	4
C	hanges from Revision A (January 2014) to Revision B	Page
•	Changed format to meet latest data sheet standards; added Layout section, moved existing sections	1
•	Deleted Ordering Information section	3
C	hanges from Original (May 2013) to Revision A	Page
•	Released to production	1



## 5 Pin Configuration and Functions



### **Pin Functions**

P	IN		
NAME	NO.	I/O	DESCRIPTION
AINM-A	16	Analog input	Negative analog input, ADC_A
AINM-B	5	Analog input	Negative analog input, ADC_B
AINP-A	15	Analog input	Positive analog input, ADC_A
AINP-B	6	Analog input	Positive analog input, ADC_B
AVDD	AVDD 14 Supply		ADC supply voltage
CS	CS 9 Digital input C		Chip-select signal; active low
DVDD	DVDD 7 Supply		Digital I/O supply
GND	8, 13	Supply	Device ground
REFGND-A	2	Supply	Reference ground potential, ADC_A
REFGND-B	3	Supply	Reference ground potential, ADC_B
REFIN-A	1	Analog input	Reference voltage input, ADC_A
REFIN-B	4	Analog input	Reference voltage input, ADC_B
SCLK	10	Digital input	Serial communication clock
SDO-A	11	Digital output	Data output for serial communication, ADC_A
SDO-B	12	Digital output	Data output for serial communication, ADC_B
Therm	Thermal pad Supply		Exposed thermal pad. TI recommends connecting thermal pad to the printed circuit board (PCB) ground.



www.ti.com

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	AVDD to GND	-0.3	7	V
Supply voltage	DVDD to GND	-0.3	7	V
	AINP_x to REFGND_x	REFGND_x - 0.3	AVDD + 0.3	V
Analog input voltage	AINM_x to REFGND_x	REFGND_x - 0.3	AVDD + 0.3	V
	REFIN_x to REFGND_x	REFGND_x - 0.3	AVDD + 0.3	V
Digital input voltage	CS, SCLK to GND	GND – 0.3	DVDD + 0.3	V
Ground voltage difference	REFGND_x – GND		0.3	V
Input current	Any pin except supply pins		±10	mA
Maximum virtual junction temp	perature, T <sub>J</sub>		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
M		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2000	2000	N/
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	-500	500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog power supply		5		V
DVDD	Digital power supply		3.3		V

#### 6.4 Thermal Information

		ADS7250, ADS7850, ADS8350	
	THERMAL METRIC	RTE (WQFN)	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	33.3	
R <sub>0JCtop</sub>	Junction-to-case (top) thermal resistance	29.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	7.4	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	0.9	

4

### 6.5 Electrical Characteristics: All Devices

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V,  $V_{REFIN\_A} = V_{REFIN\_B} = V_{REF}$ , and  $t_{DATA} = 750$  kSPS, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANALO	G INPUT					
FSR	Full-scale input range, (AINP_x – AINM_x)	$AVDD \ge 2 \times V_{REF}^{(1)},$ $AINM_x = V_{REF}$	-V <sub>REF</sub>		V <sub>REF</sub>	V
V <sub>INP</sub>	Absolute input voltage, (AINP_x to REFGND)	$AVDD \ge 2 \times V_{REF}^{(1)},$ $AINM_x = V_{REF}$	0		$2 \times V_{REF}$	V
V <sub>INM</sub>	Absolute input voltage, (AINM_x to REFGND)		V <sub>REF</sub> – 0.1	$V_{REF}$	V <sub>REF</sub> + 0.1	V
C <sub>IN</sub>	Input capacitance	In sample mode		40		pF
CIN	input capacitance	In hold mode		4		pF
I <sub>IN</sub>	Input leakage current			1.5		nA
SAMPLI	NG DYNAMICS					
f <sub>DATA</sub>	Data rate				750	kSPS
t <sub>A</sub>	Aperture delay			8		ns
	t <sub>A</sub> match	ADC_A to ADC_B		40		ps
	Aperture jitter			10		ps
f <sub>CLK</sub>	Clock frequency				24	MHz
VOLTAG	SE REFERENCE INPUT		-1			
V <sub>REF</sub>	Reference input voltage		2.25	2.5	AVDD / 2 <sup>(1)</sup>	V
I <sub>REF</sub>	Reference input current			300		μA
	Reference leakage current				1	μA
C <sub>REF</sub>	External ceramic reference capacitance			10		μF
DIGITAL	. INPUTS <sup>(2)</sup>		-1			
VIH	Input voltage, high		0.7 DVDD		DVDD + 0.3	V
VIL	Input voltage, low		-0.3		0.3 DVDD	V
DIGITAL	. OUTPUTS <sup>(2)</sup>					
V <sub>OH</sub>	Output voltage, high	I <sub>OH</sub> = 500-μA source	0.8 DVDD		DVDD	V
V <sub>OL</sub>	Output voltage, low	I <sub>OH</sub> = 500-μA sink	0		0.2 DVDD	V
POWER	SUPPLY					
AVDD	Analog supply voltage, AVDD to GND		4.5 <sup>(1)</sup>	5.0	5.5	V
DVDD	Digital supply voltage, DVDD to GND		1.65		5.5	V
I <sub>A-DYNA</sub>	Analog supply current, during conversion	AVDD = 5 V, throughput = max		8	9	mA
I <sub>A-STAT</sub>	Analog supply current, no conversion	AVDD = 5 V, static		5	7	mA
I <sub>DVDD</sub>	Digital supply current	DVDD = 3.3 V		0.25		mA
P <sub>D-DYNA</sub>	Dower dissinction	AVDD = 5 V, throughput = max		40	45	mW
P <sub>D-STAT</sub>	Power dissipation	AVDD = 5 V, static		25	35	mW

(1) The AVDD supply voltage defines the permissible voltage swing on the analog input pins. To use the maximum dynamic range of the analog input pins,  $V_{REFIN_x}$  and AVDD must be in the respective permissible range with AVDD  $\ge 2 \times V_{REFIN_x}$ . Specified by design; not production tested.

(2)

www.ti.com

STRUMENTS

EXAS

### 6.6 Electrical Characteristics: ADS7250

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V,  $V_{REFIN\_A} = V_{REFIN\_B} = V_{REF}$ , and  $t_{DATA} = 750$  kSPS, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
RESOLU	TION	· · · · · ·				
	Resolution		12			Bits
DC ACCL	JRACY	· · · · · · · · · · · · · · · · · · ·				
INL	Integral nonlinearity		-1	±0.5	1	LSB
DNL	Differential nonlinearity		-0.99	±0.4	1	LSB
V <sub>OS</sub>	Input offset error		-2	±0.75	2	mV
	V <sub>OS</sub> match	ADC_A to ADC_B	-2	±0.75	2	mV
dV <sub>OS</sub> /dT	Input offset thermal drift			1		µV/°C
G <sub>ERR</sub>	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G <sub>ERR</sub> match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G <sub>ERR</sub> /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCL	JRACY					
		–0.5 dBFS at 20-kHz input	71.5	72.9		dB
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		72.9		dB
		–0.5 dBFS at 250-kHz input		72.5		dB
		–0.5 dBFS at 20-kHz input	72	73		dB
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		73		dB
		–0.5 dBFS at 250-kHz input		73		dB
		–0.5 dBFS at 20-kHz input		-90		dB
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		–0.5 dBFS at 250-kHz input		-82		dB
		–0.5 dBFS at 20-kHz input		90		dB
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		82		dB
	Isolation between ADC_A and ADC_B	f <sub>IN</sub> = 15 kHz, f <sub>NOISE</sub> = 25 kHz		-85		dB
	Full power bandwidth	At –3 dB		25		MHz
BW <sub>(FP)</sub>	Full-power bandwidth	At -0.1 dB		5		MHz

6



### 6.7 Electrical Characteristics: ADS7850

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V,  $V_{REFIN\_A} = V_{REFIN\_B} = V_{REF}$ , and  $t_{DATA} = 750$  kSPS, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLU	TION	· · · ·				
	Resolution		14			Bits
DC ACCU	JRACY	· · · ·				
INL	Integral nonlinearity		-1.5	±0.8	1.5	LSB
DNL	Differential nonlinearity		-0.99	±0.7	1	LSB
V <sub>OS</sub>	Input offset error		-1	±0.25	1	mV
	V <sub>OS</sub> match	ADC_A to ADC_B	-1	±0.25	1	mV
dV <sub>OS</sub> /dT	Input offset thermal drift			1		µV/°C
G <sub>ERR</sub>	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G <sub>ERR</sub> match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G <sub>ERR</sub> /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCI	JRACY					
		–0.5 dBFS at 20-kHz input	79	81		dB
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		81		dB
		–0.5 dBFS at 250-kHz input		79.9		dB
		–0.5 dBFS at 20-kHz input	79.5	81.5		dB
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		81.5		dB
		–0.5 dBFS at 250-kHz input		81		dB
		–0.5 dBFS at 20-kHz input		-90		dB
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		–0.5 dBFS at 250-kHz input		-86		dB
		–0.5 dBFS at 20-kHz input		90		dB
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		86		dB
	Isolation between ADC_A and ADC_B	f <sub>IN</sub> = 15 kHz, f <sub>NOISE</sub> = 25 kHz		-90		dB
	Full power bandwidth	At –3 dB		25		MHz
BW <sub>(FP)</sub>	Full-power bandwidth	At -0.1 dB		5		MHz

www.ti.com

STRUMENTS

EXAS

### 6.8 Electrical Characteristics: ADS8350

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V,  $V_{REFIN\_A} = V_{REFIN\_B} = V_{REF}$ , and  $t_{DATA} = 750$  kSPS, unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESOLU	TION					
	Resolution		16			Bits
DC ACCL	JRACY	· · · · · · · · · · · · · · · · · · ·				
INL	Integral nonlinearity		-2.5	±1	2.5	LSB
DNL	Differential nonlinearity		-0.99	±0.7	2	LSB
V <sub>OS</sub>	Input offset error		-1	±0.25	1	mV
	V <sub>OS</sub> match	ADC_A to ADC_B	-1	±0.25	1	mV
dV <sub>OS</sub> /dT	Input offset thermal drift			1		µV/°C
G <sub>ERR</sub>	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G <sub>ERR</sub> match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G <sub>ERR</sub> /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCL	JRACY					
		–0.5 dBFS at 20-kHz input	83.5	84.7		dB
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		83.7		dB
		–0.5 dBFS at 250-kHz input		83		dB
		–0.5 dBFS at 20-kHz input	84	85		dB
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		84.8		dB
		–0.5 dBFS at 250-kHz input		84		dB
		–0.5 dBFS at 20-kHz input		-96		dB
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		-0.5 dBFS at 250-kHz input		-90		dB
		-0.5 dBFS at 20-kHz input		96		dB
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		90		dB
	Isolation between ADC_A and ADC_B	f <sub>IN</sub> = 15 kHz, f <sub>NOISE</sub> = 25 kHz		-90		dB
	Full power bandwidth	At –3 dB		25		MHz
BW <sub>(FP)</sub>	Full-power bandwidth	At -0.1 dB		5		MHz



### 6.9 Timing Characteristics

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V, DVDD = 3 V, and  $t_{DATA} = 750$  kSPS, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4	Completelies to date read	f <sub>CLK</sub> = max			750	kSPS
f <sub>THROUGHPUT</sub>	Sample taken to data read	f <sub>CLK</sub> = max	1.33			μs
f <sub>CLK</sub>	CLOCK frequency	f <sub>THROUGHPUT</sub> = max			24	MHz
t <sub>CLK</sub>	CLOCK period	f <sub>THROUGHPUT</sub> = max	41.66			ns
t <sub>PH_CK</sub>	CLOCK high time		0.4		0.6	t <sub>CLK</sub>
t <sub>PL_CK</sub>	CLOCK low time		0.4		0.6	t <sub>CLK</sub>
t <sub>CONV</sub>	Conversion time				590	ns
		ADS8350, f <sub>CLK</sub> = max	120			ns
t <sub>ACQ</sub>	Acquisition time	ADS7850, f <sub>CLK</sub> = max	100			ns
			ADS7250, f <sub>CLK</sub> = max	70		
t <sub>PH_CS</sub>	CS high time		20			ns
		ADS8350	120			ns
t <sub>PH_CS_SHRT</sub>	CS high time after frame abort	ADS7850	100			ns
		ADS7250	70			ns
t <sub>DV_CSDO</sub>	Delay time from $\overline{CS}$ falling to data enable				12	ns
t <sub>D_CKCS</sub>	Delay time from last SCLK falling to $\overline{CS}$ rising		15			ns
t <sub>DZ_CSDO</sub>	Delay time from $\overline{\text{CS}}$ rising to DOUT going to 3-state				10	ns
t <sub>su_cscк</sub>	Setup time from $\overline{CS}$ falling to SCLK falling		15			ns
t <sub>SU_DOCK</sub>	Setup time from DOUT data valid to SCLK falling		5			ns
t <sub>HT_CKDO</sub>	Hold time: SCLK falling to (previous) data valid on DOUT		3			ns






Texas Instruments

www.ti.com

### 6.10 Typical Characteristics: ADS7250


At  $T_A = 25^{\circ}C$ , AVDD = 5 V, DVDD = 3.3 V,  $V_{REF} = 2.5$  V, and  $f_{DATA} = 750$  kSPS, unless otherwise noted.



Copyright © 2013–2014, Texas Instruments Incorporated



### Typical Characteristics: ADS7250 (continued)




www.ti.com

STRUMENTS


XAS

## Typical Characteristics: ADS7250 (continued)





#### 6.11 Typical Characteristics: ADS7850



#### ADS8350, ADS7850, ADS7250


SBAS580C - MAY 2013 - REVISED JUNE 2014

www.ti.com

**NSTRUMENTS** 


ÈXAS

## Typical Characteristics: ADS7850 (continued)





### Typical Characteristics: ADS7850 (continued)




www.ti.com

**NSTRUMENTS** 


**EXAS** 

### 6.12 Typical Characteristics: ADS8350





### Typical Characteristics: ADS8350 (continued)




www.ti.com

ISTRUMENTS


EXAS

## Typical Characteristics: ADS8350 (continued)





### 6.13 Typical Characteristics: All Devices




## 7 Detailed Description

## 7.1 Overview

The ADS8350, ADS7850, and ADS7250 belong to a family of dual, high-speed, simultaneous-sampling, analogto-digital converters (ADCs). The devices support pseudo-differential input signals with the input common-mode equal to the reference voltage and the full-scale input range equal to twice the reference voltage. The devices provide a simple serial interface to the host controller and operate over a wide range of digital power supplies.

## 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Reference

Each device has two simultaneous-sampling ADCs (ADC\_A and ADC\_B). ADC\_A operates with reference voltage  $V_{REFIN_A}$  and ADC\_B operates with reference voltage  $V_{REFIN_B}$ . These reference voltages must be provided on the REFIN\_A and REFIN\_B pins, respectively. REFIN\_A and REFIN\_B may be set to different values as per the application requirement.

As shown in Figure 49, decouple the REFIN\_A and REFIN\_B pins with the REFGND\_A and REFGND\_B pins, respectively, with individual 10-µF decoupling capacitors.




Figure 49. Reference Block Diagram


22

#### Feature Description (continued)

### 7.3.2 Analog Input

The devices support pseudo-differential analog input signals. These inputs are sampled and converted simultaneously by the two ADCs (ADC\_A and ADC\_B). ADC\_A samples and converts ( $V_{AINP_A} - V_{AINM_A}$ ), and ADC\_B samples and converts ( $V_{AINP_B} - V_{AINM_B}$ ).

Figure 50a and Figure 50b show equivalent circuits for the ADC\_A and ADC\_B analog input pins, respectively.  $R_S$  (typically 50  $\Omega$ ) represents the on-state sampling switch resistance, and  $C_{SAMPLE}$  represents the device sampling capacitor (typically 40 pF).





#### 7.3.2.1 Analog Input Full-Scale Range

The analog input full-scale range (FSR) for ADC\_A and ADC\_B is twice the reference voltage provided to the particular ADC. By providing different reference voltages ( $V_{REFIN_A}$  and  $V_{REFIN_B}$ ), ADC\_A and ADC\_B can have different full-scale input ranges. Therefore, the FSR for ADC\_A and ADC\_B can be determined by Equation 1 and Equation 2, respectively:

$FSR_ADC_A = 2 \times V_{REFIN_A}$	(1)
$V_{AINP_A} = 0$ to 2 × $V_{REFIN_A}$ ,	
$V_{AINM_A} = V_{REFIN_A}$	

The REFIN\_A and AINM\_A pins must be shorted and connected to the external reference voltage, VREFIN A.

$FSR\_ADC\_B = 2 \times V_{REFIN\_B},$
$V_{AINP_B} = 0$ to 2 × $V_{REFIN_B}$ ,
$V_{AINM_B} = V_{REFIN_B}$

The REFIN\_B and AINM\_B pins must be shorted and connected to the external reference voltage, V<sub>REFIN B</sub>.

To use the full dynamic input range on the analog input pins, AVDD must be as shown in Equation 3, Equation 4, and Equation 5:

$AVDD \ge 2 \times V_{REFIN_A}$	(3)
$AVDD \ge 2 \times V_{REFIN_B}$	(4)
$4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}$	(5)

(2)

Copyright © 2013-2014, Texas Instruments Incorporated



(6)

#### www.ti.com

#### Feature Description (continued)

### 7.3.3 ADC Transfer Function

The device output is in binary twos complement format. Device resolution is calculated by Equation 6:

#### $1 \text{ LSB} = (\text{FSR}ADC_x) / (2^N)$

where:

- FSR\_ADC\_x = 2 x  $V_{REFIN_x}$  and
- N is the resolution of the ADC : N = 16 for the ADS8350, N = 14 for the ADS7850, and N = 12 for the ADS7250

Table 1 shows the different input voltages and the corresponding device output codes.

INPUT	INPUT VOLTAGE	PSEUDO-DIFFER			OUTPUT CODE (HEX)							
VOLTAGE (AINM_x)	(AINP_x)		DC · AINM_x)	CODE	ADS7250	ADS7850	ADS8350					
	0	-V <sub>REFIN_x</sub>	NFSR	NFSC	800	2000	8000					
	1 LSB	– V <sub>REFIN_x</sub> + 1 LSB	NFSR + 1 LSB	NFSC + 1	801	2001	8001					
V <sub>REFIN_x</sub>	V <sub>REFIN_x</sub> – 1 LSB	–1 LSB	–1 LSB	MC	FFF	3FFF	FFFF					
	V <sub>REFIN_x</sub>	0	0	PLC	000	0000	0000					
	2 × V <sub>REFIN_x</sub> – 1 LSB	V <sub>REFIN_x</sub> – 1 LSB	PFSR – 1 LSB	PFSC	7FF	1FFF	7FFF					

#### Table 1. Transfer Characteristics

Figure 51 shows the ideal transfer characteristics for the device.




Figure 51. Ideal Transfer Characteristics

#### 7.4 Device Functional Modes

#### 7.4.1 Serial Interface

The devices support a simple, SPI-compatible serial interface to the external digital host. The  $\overline{CS}$  signal defines one conversion and serial transfer frame. A frame starts with a  $\overline{CS}$  falling edge and ends with a  $\overline{CS}$  rising edge. The SDO\_A and SDO\_B pins output the ADC\_A and ADC\_B conversion results, respectively. Figure 52 shows a detailed timing diagram for these devices.




Figure 52. Serial Interface Timing Diagram

A  $\overline{\text{CS}}$  falling edge brings the serial data bus out of 3-state and also outputs a '0' on the SDO\_A and SDO\_B pins. The device converts the sampled analog input during the next 14 clocks. SDO\_A and SDO\_B read '0' during this period. The sample-and-hold circuit goes back into sample mode on the 15th SCLK falling edge and the MSBs of ADC\_A and ADC\_B are output on SDO\_A and SDO\_B, respectively. The subsequent clock edges are used to shift out the conversion result using the serial interface, as shown in Table 2. Output data are in binary twos complement format. A  $\overline{\text{CS}}$  rising edge ends the frame and puts the serial bus into 3-state.

									•						
				LAUNCH EDGE											
				SCLK											
DEVICE	PIN	<mark>CS</mark> ↓	↓ <b>1</b>		<b>↓14</b>	↓15		↓ <b>26</b>	<b>↓27</b>	<b>↓28</b>	↓ <b>29</b>	<b>↓30</b>	<b>↓31</b>		<b>CS</b> ↑
ADS8350	SDO-A	0	0		0	D15_A		D4_A	D3_A	D2_A	D1_A	D0_A	0		Hi-Z
AD36350	SDO-B	0	0		0	D15_B		D4_B	D3_B	D2_B	D1_B	D0_B	0		Hi-Z
4007050	SDO-A	0	0		0	D13_A		D2_A	D1_A	D0_A	0	0	0		Hi-Z
ADS7850	SDO-B	0	0		0	D13_B		D2_B	D1_B	D0_B	0	0	0		Hi-Z
ADS7250	SDO-A	0	0		0	D11_A		D0_A	0	0	0	0	0		Hi-Z
	SDO-B	0	0		0	D11_B		D0_B	0	0	0	0	0		Hi-Z

Table 2.	Data	Launch	Edge
----------	------	--------	------



#### 7.4.2 Short-Cycling, Frame Abort, and Reconversion Feature

Referring to Table 2, the ADS8350 requires a minimum of 31 SCLK falling edges between the beginning and end of the frame to complete the 16-bit data transfer, the ADS7850 requires a minimum of 29 SCLK falling edges between the beginning and end of the frame to complete the 14-bit data transfer, and the ADS7250 requires a minimum of 27 SCLK falling edges between the beginning and end of the frame to complete the 12-bit data transfer. However, CS can be brought high at any time during the frame to abort the frame or to *short-cycle* the converter.

As shown in Figure 53, if  $\overline{CS}$  is brought high before the 15th SCLK falling edge, the device aborts the conversion and starts sampling the new analog input signal.




Figure 53. Frame Aborted before 15th SCLK Falling Edge

If  $\overline{CS}$  is brought high after the 15th SCLK falling edge (as shown in Figure 54), the output data bits latched into the digital host before this  $\overline{CS}$  rising edge are still valid data corresponding to sample *N*.




Figure 54. Frame Aborted after 15th SCLK Falling Edge

After aborting the current frame,  $\overline{CS}$  must be kept high for  $t_{PH_{CS}_{SHRT}}$  to ensure that the minimum acquisition time ( $t_{ACQ}$ ) is provided for the next conversion.

### 8 Application and Implementation

#### 8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits and provides some application circuits designed using these devices.

### 8.2 Typical Applications

#### 8.2.1 DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput




Figure 55. Reference Drive Circuit with  $V_{REF} = 2.5 V$ 




Figure 56. DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput



### **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < -90-dB THD at a 100-kHz input frequency.

#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 ADC Reference Driver

The external reference source to the device must provide low-drift and very accurate voltage for the ADC reference input and support the dynamic charge requirements without affecting the noise and linearity performance of the device. The output broadband noise of most references can be in the order of a few 100  $\mu V_{RMS}$ . Therefore, in order to prevent any degradation in the noise performance of the ADC, the output of the voltage reference must be appropriately filtered by using a low-pass filter with a cutoff frequency of a few hundred Hertz.

After band-limiting the noise from the reference source, the next important step is to design a reference buffer that can drive the dynamic load posed by the reference input of the ADC. At the start of each conversion, the reference buffer must regulate the voltage of the reference pin within 1 LSB of the intended value. This condition necessitates the use of a large filter capacitor at the reference pin of the ADC. The amplifier selected to drive this large capacitor should have low output impedance, low offset, and temperature drift specifications.

To reduce the dynamic current requirements and crosstalk between the channels, a separate reference buffer is recommended for driving the reference input of each ADC channel.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10  $\mu$ F. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

#### 8.2.1.2.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input voltage and its low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC and functions as an antialiasing filter to band-limit the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision ADC.

#### 8.2.1.2.2.1 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type and the performance goals of the data acquisition system. Some key amplifier specifications to consider while selecting an appropriate amplifier to drive the inputs of the ADC are:

• *Small-signal bandwidth.* Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff frequency RC filter at the ADC inputs. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, the amplifier bandwidth should be selected as described in Equation 7:

$$\text{Unity} - \text{Gain Bandwidth} \geq 4 \times \left(\frac{1}{2\pi \times R_{FLT} \times C_{FLT}}\right)$$

(7)



(8)

(9)

#### **Typical Applications (continued)**

 Noise. Noise contribution of the front-end amplifiers should be as low as possible to prevent any degradation in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit should be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is bandlimited by designing a low cutoff frequency RC filter, as explained in Equation 8.

$$N_{G} \times \sqrt{2} \times \sqrt{\left(\frac{V_{1_{f}-AMP_{-}PP}}{6.6}\right)^{2} + e_{n_{-}RMS}^{2} \times \frac{\pi}{2} \times f_{-3dB}} \leq \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- $V_{1/f AMP PP}$  is the peak-to-peak flicker noise in  $\mu V_{RMS}$ ,
- $e_{n RMS}$  is the amplifier broadband noise density in nV/ $\sqrt{Hz}$ ,
- f<sub>-3dB</sub> is the 3-dB bandwidth of the RC filter, and
- N<sub>G</sub> is the noise gain of the front-end circuit, which is equal to '1' in a buffer configuration.
- *Distortion.* Both the ADC and the input driver introduce nonlinearity in a data acquisition block. As a rule of thumb, to ensure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver should be at least 10 dB lower than the distortion of the ADC, as shown in Equation 9.

$$THD_{AMP} \leq THD_{ADC} - 10 (dB)$$

Settling Time. For dc signals with fast transients that are common in a multiplexed application, the input signal
must settle to the desired accuracy at the inputs of the ADC during the acquisition time window. This
condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data
sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the
desired accuracy. Therefore, the settling behavior of the input driver should always be verified by TINA<sup>™</sup>SPICE simulations before selecting the amplifier.

#### 8.2.1.2.2.2 Antialiasing Filter

Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum. This process is called *aliasing*. Therefore, an analog, antialiasing filter must be used to remove the harmonic content from the input signal before being sampled by the ADC. An antialiasing filter is designed as a low-pass, RC filter, for which the 3-dB bandwidth is optimized based on specific application requirements. For dc signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurately settling the signal at the ADC inputs during the small acquisition time window. For ac signals, the filter bandwidth should be kept low to band-limit the noise fed into the ADC input, thereby increasing the signal-to-noise ratio (SNR) of the system.

Besides filtering noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor,  $C_{FLT}$ , is connected across the ADC inputs (as shown in Figure 57).




Figure 57. Antialiasing Filter



#### **Typical Applications (continued)**

This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor should be at least 10 times the specified value of the ADC sampling capacitance. For these devices, the input sampling capacitance is equal to 40 pF. Thus, the value of  $C_{FLT}$  should be greater than 400 pF. The capacitor should be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors ( $R_{FLT}$ ) are used at the output of the amplifiers. A higher value of  $R_{FLT}$  is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of  $R_{FLT}$  requires balancing the stability and distortion of the design. For these devices, TI recommends limiting the value of  $R_{FLT}$  to a maximum of 22  $\Omega$  in order to avoid any significant degradation in linearity performance. The tolerance of the selected resistors can be chosen as 1% because the use of a differential capacitor at the input balances the effects resulting from any resistor mismatch.

The input amplifier bandwidth should be much higher than the cutoff frequency of the antialiasing filter. TI strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers might require more bandwidth than others to drive similar filters. If an amplifier has less than a 40° phase margin with 22- $\Omega$  resistors, using a different amplifier with higher bandwidth or reducing the filter cutoff frequency with a larger differential capacitor is advisable.

The application circuit shown in Figure 56 is optimized to achieve lowest distortion and lowest noise for a 10-kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.


As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. The low-power OPA836, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, high-bandwidth specifications. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

#### NOTE

The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

#### 8.2.1.3 Application Curve

Figure 58 shows FFT plot and test results obtained with circuit configuration shown in Figure 56.






TEXAS INSTRUMENTS

www.ti.com

### **Typical Applications (continued)**

## 8.2.2 DAQ Circuit: Maximum SINAD for a 100-kHz Input Signal at 750-kSPS Throughput








Figure 60. DAQ Circuit: Maximum SINAD for a 100-kHz Input Signal at 750-kSPS Throughput



### **Typical Applications (continued)**

### 8.2.2.1 Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < -90-dB THD at a 100-kHz input frequency.

#### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 ADC Reference Driver

Refer to the ADC Reference Driver section for a detailed design procedure for the ADC reference driver.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply. This circuit is suitable to drive the reference of the ADS8350 at sampling rates up to 750 kSPS.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10  $\mu$ F. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

#### 8.2.2.2.2 ADC Input Driver

Refer to *ADC Input Driver* section for the detailed design procedure for an ADC input driver.

The application circuit shown in Figure 60 is optimized to achieve lowest distortion and lowest noise for a 100kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the input of the amplifier. The THS4032, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, low-noise, and high-bandwidth specifications. The ADC AINM pin is also driven to  $V_{REF}$  with the same amplifier to match the source impedance and to take full advantage of the pseudo-differential input structure of the ADC. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

#### NOTE

The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

## **Typical Applications (continued)**

### 8.2.2.3 Application Curve




Figure 61 shows FFT plot and test results obtained with circuit configuration shown in Figure 60.

Figure 61. FFT Plot and Test Results with ADS8350

## 9 Power Supply Recommendations

The devices have two separate power supplies: AVDD and DVDD. The ADC operates on AVDD; DVDD is used for the interface circuits. AVDD and DVDD can be independently set to any value within the permissible range.

The AVDD supply voltage value defines the permissible voltage swing on the analog input pins. To avoid saturation of output codes, the external reference voltages  $V_{REFIN_A}$  and  $V_{REFIN_B}$  should be as shown in Equation 10:

$$2 V \leq V_{\text{REFIN}} \leq AVDD / 2$$
 (10)

In other words, in order to use the  $V_{REFIN_x}$  external reference voltage and use the full dynamic range on the analog input pins, AVDD must be set as shown in Equation 11, Equation 12, and Equation 13:

$AVDD \ge 2 \times V_{REFIN_A}$	(11)
$AVDD \ge 2 \times V_{REFIN_B}$	(12)

 $4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V} \tag{13}$ 

Decouple the AVDD and DVDD pins with the GND pin using individual 10- $\mu$ F decoupling capacitors, as shown in Figure 62.




Figure 62. Power-Supply Decoupling



### 10 Layout

### 10.1 Layout Guidelines

Figure 63 shows a board layout example for the ADS7250, ADS7850, and ADS8350. Use a ground plane underneath the device and partition the PCB into analog and digital sections. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources. As shown in Figure 63, the analog input and reference signals are routed on the left side of the board and the digital connections are routed on the right side of the device.

The power sources to the ADS8350 must be clean and well-bypassed. Use 10-µF ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low-impedance paths.

The REFIN-A and REFIN-B reference inputs are bypassed with 10- $\mu$ F, X7R-grade ceramic capacitors (C<sub>REF-x</sub>). Although the reference inputs of the device draw little current on average, there are instantaneous dynamic current demands placed on the reference circuitry characteristic of SAR ADCs. Place the reference bypass capacitors as close as possible to the reference REFIN-x pins and connect the bypass capacitors using short, low-inductance connections. Avoid placing vias between the REFIN-x pins and the bypass capacitors. If the reference voltage originates from an op amp, make sure that the op amp can drive the bypass capacitor without oscillation. Small 0.1- $\Omega$  to 0.2- $\Omega$  resistors (R<sub>REF-x</sub>) are used in series with the reference bypass capacitors to improve stability.

The fly-wheel RC filters are placed immediately next to the input pins. Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes. Figure 63 shows the  $C_{IN-A}$  and  $C_{IN-B}$  filter capacitors placed across the analog input pins of the device.

### **10.2 Layout Example**




Figure 63. Layout Example

Copyright © 2013-2014, Texas Instruments Incorporated



### **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- REF5025 Data Sheet, SBAS410
- OPA2350 Data Sheet, SBOS099
- OPA836 Data Sheet, SLOS713
- THS4032 Data Sheet, SLOS224

### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ADS8350	Click here	Click here	Click here	Click here	Click here	
ADS7850	Click here	Click here	Click here	Click here	Click here	
ADS7250	ADS7250 Click here		Click here	Click here	Click here	

#### Table 3. Related Links

### 11.3 Trademarks

TINA is a trademark of Texas Instruments Inc..

All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



3-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7250IRTER	PREVIEW	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	
ADS7250IRTET	PREVIEW	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	
ADS7850IRTER	PREVIEW	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	
ADS7850IRTET	PREVIEW	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	
ADS8350IRTER	PREVIEW	WQFN	RTE	16		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	
ADS8350IRTET	PREVIEW	WQFN	RTE	16		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between the die adhesive used between th

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

3-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8350IRTER	WQFN	RTE	16	0	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8350IRTET	WQFN	RTE	16	0	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8350IRTER	WQFN	RTE	16	0	367.0	367.0	35.0
ADS8350IRTET	WQFN	RTE	16	0	210.0	185.0	35.0

# **MECHANICAL DATA**



- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated