

AFE7070

www.ti.com

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

## Dual 14-Bit 65-MSPS Digital-to-Analog Converter With Integrated Analog Quadrature Modulator

Check for Samples: AFE7070

## FEATURES

- Maximum Sample Rate: 65 MSPS
- Low Power:
  - 325 mW LVDS Output Mode
  - 334 mW Analog Output Mode
- Interleaved CMOS Input, 1.8–3.3 V IOVDD
- Input FIFO for Independent Data and DAC Clocks
- 3- or 4-pin SPI Interface for Register Programming
- Complex NCO (DDS): 32-Bit Frequency, 16-Bit Phase
- Quadrature Modulator Correction: Gain, Phase, Offset for Sideband and LO Suppression
- Analog Baseband Filter With Programmable Bandwidth: 20-MHz Maximum RF Bandwidth
- RF Ouput: Analog (linear) or LVDS (Clock)
- RF Frequency Range: 100 MHz to 2.7 GHz
- Package: 48-Pin QFN (7-mm × 7-mm)

## APPLICATIONS

- Low-Power, Compact Software-Defined Radios
- Femto- and Pico-Cell BTS
- Clock Frequency Translation

## DESCRIPTION

The AFE7070 is a dual 14-bit 65-MSPS digital-toanalog converter (DAC) with integrated, programmable fourth-order baseband filter and analog quadrature modulator. The AFE7070 includes additional digital signal-processing features such as a controlled oscillator for numerically frequency generation/translation, and a quadrature modulator correction circuit, providing LO and sideband suppression capability. The AFE7070 has an interleaved 14-bit 1.8-V to 3.3-V CMOS input. The AFE7070 provides 20 MHz of RF signal bandwidth with an RF output frequency range of 100 MHz to 2.7 GHz. An optional LVDS output can be used to convert the quadrature modulator output to a clock signal up to 800 MHz. Total power consumption is less than 350 mW with the LVDS output and 334 mW with the analog RF output.

The AFE7070 package is a 7-mm × 7mm 48-pin QFN package. The AFE7070 is specified over the full industrial temperature range (-40°C to 85°C).

T <sub>A</sub>	ORDER CODE	PACKAGE DRAWING/TYPE	TRANSPORT MEDIA	QUANTITY
	AFE7070IRGZ25			25
-40°C to 85°C	AFE7070IRGZT	RGZ / 48QFN quad flatpack no-lead	Tape and reel	250
	AFE7070IRGZR			2500

#### **AVAILABLE OPTIONS**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## AFE7070

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013


TEXAS INSTRUMENTS

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **BLOCK DIAGRAM**



## **PIN CONFIGURATION**



2 Submit Documentation Feedback



SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

#### PIN FUNCTIONS

PIN							
NAME	NO.	I/O	DESCRIPTION				
MISC/SERIAL	NO.						
ALARM_SDO	34	0	CMOS output for ALARM condition, active-low. The ALARM output functionality is defined through the CONFIG7 registers. Optionally, it can be used as the unidirectional data output in 4-pin serial interface mode (CONFIG3				
			sif_4pin = 1). 1.8-V to 3.3-V CMOS, set by IOVDD.				
RESETB	8	I	Resets the chip when low. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup				
SCLK	30	I	Serial interface clock. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown				
SDENB	31	I	Active-low serial data enable, always an input. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup				
SDIO	29	I/O	Bidirectional serial data in 3-pin mode (default). In 4-pin interface mode (CONFIG3 sif_4pin), the SDIO pin is an input only. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown				
DATA/CLOCK	INTERFA	CE					
CLK_IO	5	I/O	Single-ended input or output CMOS level clock for latching input data. 1.8-V to 3.3-V CMOS, set by IOVDD.				
D[13:0]	9, 10, 14–23, 27, 28	I	Data bits 0 through 13. D13 is the MSB, D0 is the LSB. For complex data, channel I and channel Q are multiplexed. For NCO phase data, either 14 bits are transferred at the internal sample clock rate, or 8 MSBs and 8 LSBs are interleaved on D[13:6]. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown				
DACCLKP, DACCLKN	1, 2	I	Differential input clock for DACs.				
IQ_FLAG	6	I	When register CONFIG1 iqswap is 0, IQ-FLAG high identifies the DACA sample in dual-input or dual- output clock modes. 1.8-V or 3.3-V CMOS, set by IOVDD. Internal pulldown				
SYNC_SLEEP	7	I	Multi-function. Sync signal for signal processing blocks, TX ENABLE or SLEEP function. Selectable via SPI. 1.8-V to 3.3-V CMOS, set by IOVDD.				
RF							
LO_P, LO_N	32, 33	I	Local oscillator input. Can be used differentially or single-ended by terminating the unused input through a capacitor and $50-\Omega$ resistor to GND.				
LVDS_P, LVDS_N	45, 44	ο	Differential LVDS output				
RF_OUT	42	0	Analog RF output				
REFERENCE							
ATEST	36	0	Factory use only. Do not connect.				
BG_BYP	47	I	Reference voltage decoupling – connect 0.1 µF to GND.				
TESTMODE	35	I	Factory use only. Connect to GND.				
POWER							
IOVDD	13, 24	I	1.8-V to 3.3-V supply for CMOS I/Os				
CLKVDD18	3	I	1.8 V				
DVDD18	12, 25	I	1.8 V				
LVDSVDD18	46	I	1.8 V				
DACVDD18	37, 48	I	1.8 V				
DACVDD33	4	I	3.3 V				
MODVDD33	38, 39	Ι	3.3 V				
FUSEVDD18	40	I	Connect to 1.8 V to 3.3 V supply (1.8 V is preferred to lower power dissipation).				
GND	11, 26, 41, 43	I	Ground				

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	
Supply voltage range	DACVDD33, MODVDD33, FUSEVDD18, IOVDD <sup>(2)</sup>	–0.5 V to 4 V	
	DVDD18, CLKVDD18, DACVDD18 <sup>(2)</sup>	–0.5 V to 2.3 V	
		–0.5 V to 4 V	
	D[130], IQ FLAG, SYNC_SLEEP, SCLK, SDENB, SDIO, ALARM_SDO, RESETB , CLK_IO, TESTMODE	-0.5 V to IOVDD + 0.5 V	
Supply voltage range <sup>(2)</sup>	DACCLKP, DACCLKN	-0.5 V to CLKVDD18 + 0.5 V	
range -/	LVDS_P, LVDS_N	-0.5 V to LVDSVDD18 + 0.5 V	
	BG_BYP, ATEST	-0.5 V to DACVDD33 + 0.5 V	
	RFOUT, LO_P, LO_N	-0.5 V to MODVDD33 + 0.5 V	
Operating free-air	-40°C to 85°C		
Storage temperatu	Storage temperature range		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured with respect to GND

## DC ELECTRICAL CHARACTERISTICS

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPECIFIC	ATIONS					
	DAC resolution		14			Bits
REFERENCE	OUTPUT					
	Reference voltage		1.14	1.2	1.26	V
POWER SUPP	LY					
IOVDD	I/O supply voltage		1.71		3.6	V
DVDD18	Digital supply voltage		1.71	1.8	1.89	V
CLKVDD18	Clock supply voltage		1.71	1.8	1.89	V
DACVDD18	DAC 1.8-V analog supply voltage		1.71	1.8	1.89	V
LVDSVDD18	LVDS analog supply voltage		1.71	1.8	1.89	V
FUSEVDD18	FUSE analog supply voltage	Connect to 1.8-V supply for lower power	1.71	1.8	3.6	V
DACVDD33	DAC 3.3-V analog supply voltage		3.15	3.3	3.45	V
MODVDD33	Modulator analog supply voltage		3.15	3.3	3.45	V
IIOVDD	I/O supply current					mA
I <sub>DVDD18</sub>	Digital supply current			18		mA
I <sub>CLKVDD18</sub>	Clock supply current					mA
IDACVDD18	DAC 1.8-V supply current					mA
LVDSVDD18	LVDS output supply current					mA
I <sub>FUSEVDD18</sub>	FUSE supply current			21		mA
IDACVDD33	DAC 3.3-V supply current					mA
MODVDD33	Modulator supply current			68		mA
		LVDS output: NCO, QMC active, $\rm f_{DAC}$ = 40 MHz, IOVDD = 2.5 V		337	380	mW
	Power dissipation	Analog output: NCO off, QMC active, $f_{\text{DAC}}$ = 65 MHz, IOVDD = 2.5 V		335	380	mW
		Sleep mode with clock, internal reference on, IOVDD = 2.5 V		80		mW
		Sleep mode without clock, internal reference off, IOVDD = 2.5 $\ensuremath{V}$		5	25	mW
POWER SUPP	PLY vs MODE		Į.			
	3.3-V supplies (DACVDD33, MODVDD33, IOVDD)			72		mA
	1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)	NCO = 1 MHz, LVDS on, RF out off, no input data, 65 MSPS		47		mA
	Power dissipation			322		mW





www.ti.com

## DC ELECTRICAL CHARACTERISTICS (continued)

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
3.3-V supplies (DACVDD33, MODVDD33, IOVDD)		71		mA
1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVDD18, LVDSVDD18)	NCO = 1 MHz, LVDS on, RF out off, no input data, 40 MSPS	32		mA
Power dissipation		337		mW
3.3-V supplies (DACVDD33, MODVDD33, IOVDD)		102		mA
1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)	1 MHz full-scale input, RF out on, LVDS output off, NCO off, QMC on, 65 MSPS	36		mA
Power dissipation		334		mW
3.3-V supplies (DACVDD33, MODVDD33, IOVDD)		101		mA
1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)	1 MHz full-scale input, RF out on, LVDS output off, NCO off, QMC off, 32.5 MSPS	22		mA
Power dissipation		325		mW



www.ti.com

## ELECTRICAL CHARACTERISTICS

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	INPUTS (D[13:0], IQ_FLAG, SDI, SCLK, SDENB, RE	SETB, SYNC_SLEEP, ALARM_SDO, CLK_IO)	4			
		IOVDD = 3.3 V	2.3			
VIH	High-level input voltage	IOVDD = 2.5 V	1.75			V
		IOVDD = 1.8 V	1.25			
		IOVDD = 3.3 V			1	
VIL	Low-level input voltage	IOVDD = 2.5 V			0.75	V
		IOVDD = 1.8 V			0.54	
I <sub>IH</sub>	High-level input current	IOVDD = 3.3 V	-80		80	μA
I <sub>IL</sub>	Low-level input current	IOVDD = 3.3 V	-80		80	μA
Ci	Input capacitance			5		pF
f <sub>DAC</sub>	DAC sample rate	Interleaved data, $f_{DAC} = 1/2 \times f_{INPUT}$	0		65	MSPS
f <sub>INPUT</sub>	Input data rate	Interleaved data, $f_{INPUT} = 2 \times f_{DAC}$	0		130	MSPS
	OUTPUTS (ALARM_SDO, SDIO, CLK_IO)					·
		$I_{LOAD} = -100 \ \mu A$	IOVDD - 0.2			V
V <sub>OH</sub>	High-level output voltage	$I_{LOAD} = -2 \text{ mA}$	0.8 × IOVDD			V
		I <sub>LOAD</sub> = 100 μA			0.2	V
V <sub>OL</sub>	Low-level output voltage	$I_{LOAD} = 2 \text{ mA}$			0.22 × IOVDD	V
CLOCK I	NPUT (DACCLKP/DACCLKN)	1				
	DACCLKP/N duty cycle		40%		60%	
	DACCLKP/N differential voltage		0.4		1	V
Timing P	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	) – Dual Input Clock Mode				
t <sub>s∪</sub>	Input setup time	Relative to CLK_IO rising edge		1		ns
t <sub>H</sub>	Input hold time	Relative to CLK_IO rising edge		1		ns
t <sub>LPH</sub>	Input clock pulse high time			3		ns
	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	) – Dual Output Clock Mode				
t <sub>s∪</sub>	Input setup time	Relative to CLK_IO rising edge	1	0.2		ns
t <sub>H</sub>	Input hold time	Relative to CLK_IO rising edge	1	0.2		ns
Timing P	arallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP	- Single Differential DDR and SDR Clock Modes				
t <sub>s∪</sub>	Input setup time	Relative to DACCLKP/N rising edge	0	-0.8		ns
t <sub>H</sub>	Input hold time	Relative to DACCLKP/N rising edge	2	1		ns
Timing –	Serial Data Interface	1	4			
t <sub>S(SDENB)</sub>	Setup time, SDENB to rising edge of SCLK			20		ns
t <sub>S(SDIO)</sub>	Setup time, SDIO valid to rising edge of SCLK			10		ns
t <sub>H(SDIO)</sub>	Hold time, SDIO valid to rising edge of SCLK			5		ns
t <sub>SCLK</sub>	Period of SCLK			100		ns
t <sub>SCLKH</sub>	High time of SCLK			40		ns
t <sub>SCLKL</sub>	Low time of SCLK			40		ns
t <sub>D(DATA)</sub>	Data output delay after falling edge of SCLK			10		ns
t <sub>RESET</sub>	Minimum RESETB pulse duration			25		ns



www.ti.com

## **AC ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LO INPU	т					
f <sub>LO</sub>	LO frequency range		0.1		2.7	GHz
P <sub>LO_IN</sub>	LO input power		-5		5	dBm
20	LO port return loss			15		
LVDS OL	JTPUT					
fivos out	LVDS output frequency		100		800	MHz
	ATED BASEBAND FILTER					
_	-	2.5 MHz		1		
	Baseband attenuation at setting	5 MHz		18		
	Filtertune = 8 relative to low-frequency signal	10 MHz		42		dB
	Signal	20 MHz		65		
		10 MHz		1		
	Baseband attenuation at setting	20 MHz		18		
	Filtertune = 0 relative to low-frequency	40 MHz	42			dB
	signal	55 MHz		58		
	<b>5</b>	RMS phase deviation from linear phase across				_
	Baseband filter phase linearity	minimum or maximum cutoff frequency		2		Degrees
	Baseband filter amplitude ripple	Frequency < 0.9 × nominal cutoff frequency		0.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 100 MHz, Analog	Output				
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		-1		dBm
IP2	Output IP2	Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		63		dBm
IP3	Output IP3	Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		18		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		45		dBc
	Sideband suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		27		dBc
	Output noise floor	$\ge$ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		137		dBc/Hz
	Output return loss			8.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 450 MHz, Analog	Output				
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		0.2		dBm
IP2	Output IP2	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		67		dBm
IP3	Output IP3	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		19		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		45		dBc
	Sideband Suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		38		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		143		dBc/Hz
	Output return loss			8.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 850 MHz, Analog	Output	-j			<u>.</u>
P <sub>OUT_FS</sub>	Full-scale RF output power	Full-scale 50-kHz digital sine wave		0.3		dBm
IP2	Output IP2	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		64		dBm
IP3	Output IP3	Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz		19		dBm
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		41		dBc
	Sideband suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale		37		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale		143		dBc/Hz
	Output return loss			8.5		dB
ACPR	Adjacent-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS		65		dBc
		10-MHz LTE, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS		61		dBc

## AC ELECTRICAL CHARACTERISTICS (continued)

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ALT1	Alternate-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, $P_{OUT} = -10 \text{ dBFS}$	66		dBc
RF Outp	ut Parameters – f <sub>LO</sub> = 2.1 GHz, Anal	og Output			
P <sub>OUT_FS</sub>	Fullscale RF output power		-1.5		dBm
IP2	Output IP2		50		dBm
IP3	Output IP3		19		dBm
	Carrier feedthrough		38		dBc
	Sideband suppression		42		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale	141		dBc/Hz
	Output return loss		8.5		dB
ACPR	Adjacent-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, $P_{OUT} = -10 \text{ dBFS}$	65		dBc
		20 MHz LTE, PAR = 10 dB, P <sub>OUT</sub> = - 10 dBFS	61		dBc
ALT1	Alternate-channel power ratio	1 WCDMA TM1 signal, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS	65		dBc
RF Outp	ut Parameters – f <sub>LO</sub> = 2.7 GHz, Anal	og Output	L		
P <sub>OUT_FS</sub>	Full-scale RF output power		-3.6		dBm
IP2	Output IP2		48		dBm
IP3	Output IP3		17		dBm
	Carrier feedthrough		36		dBc
	Sideband suppression		35		dBc
	Output noise floor	≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale	139		dBc/Hz
	Output return loss		8.5		dB
RF Outp	ut Parameters – f <sub>LO</sub> = 622 MHz, LVD	OS Output, ÷4	ι.		
V <sub>OD</sub>	Differential output voltage	Assumes a 100-Ω differential load	247 350	454	mV
V <sub>OC</sub>	Common-mode output voltage		1.125 1.25	1.375	V
	Output noise floor	≥ 13 MHz offset, f <sub>BB</sub> = 1 MHz			
	Carrier feedthrough	Unadjusted, f <sub>BB</sub> = 50 kHz, full scale	40		dBc
	Sideband suppression	Unadjusted, f <sub>BB</sub> = 50 kHz, full cale	40		dBc

STRUMENTS

EXAS


8



#### www.ti.com


#### **TYPICAL PERFORMANCE PLOTS**

T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted





www.ti.com



## **TYPICAL PERFORMANCE PLOTS (continued)**

T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted

Figure 10. OIP2 vs LO Frequency and Supply Voltage

Figure 11. Unadjusted Carrier Feethrough vs LO Frequency and LO Power



### **TYPICAL PERFORMANCE PLOTS (continued)**

T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted







Figure 12. Unadjusted Carrier Feethrough vs LO Frequency and Temperature









SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

Figure 13. Unadjusted Carrier Feethrough vs LO Frequency and Supply Voltage




Figure 15. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 1960 MHz





Figure 17. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 2500 MHz



www.ti.com



12 Submit Documentation Feedback



www.ti.com

### **TYPICAL PERFORMANCE PLOTS (continued)**

T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted





Figure 29. WCDMA Adjacent-Channel Power Ratio (ACPR) vs Supply Voltage



www.ti.com

#### **TYPICAL PERFORMANCE PLOTS (continued)**

T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted







Figure 32. Noise Spectral Density (NSD) at 6-MHz Offset vs LO Frequency and Supply Voltage






Figure 31. Noise Spectral Density (NSD) vs Input Power and LO Frequency




Figure 33. Noise Spectral Density (NSD) at 30-MHz Offset vs LO Frequency and Supply Voltage





Figure 35. Noise Spectral Density (NSD) at 30-MHz Offset vs. LO Frequency and Temperature



www.ti.com

## TYPICAL PERFORMANCE PLOTS (continued)

 $T_A = 25^{\circ}$ C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted





### SERIAL INTERFACE

The serial port of the AFE7070 is a flexible serial interface which communicates with industry-standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of the AFE7070. The serial port is compatible with most synchronous transfer formats and can be configured as a 3- or 4-pin interface by **sif\_4pin** in **CONFIG3 (bit6)**. In both configurations, **SCLK** is the serial interface input clock and **SDENB** is serial interface enable. For the 3-pin configuration, **SDIO** is a bidirectional pin for both data in and data out. For the 4-pin configuration, **SDIO** is data-in only and **ALARM\_SDO** is data-out only. Data is input into the device with the rising edge of **SCLK**. Data is output from the device on the falling edge of **SCLK**.

Each read/write operation is framed by signal **SDENB** (serial data-enable bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1–4 bytes). The first frame byte is the instruction cycle, which identifies the following data transfer cycle as read or write, how many bytes to transfer, and the address to which to transfer the data. Table 1 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 through 5 comprise the data transfer cycle.

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W	N1	N0	A4	A3	A2	A1	A0

R/W Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from the AFE7070, and a low indicates a write operation to the AFE7070.

<sup>[</sup>N1 : N0] Identifies the number of data bytes to be transferred, as listed in Table 2. Data is transferred MSB first.

N1	NO	DESCRIPTION
0	0	Transfer 1 byte
0	1	Transfer 2 bytes
1	0	Transfer 3 bytes
1	1	Transfer 4 bytes

#### Table 2. Number of Transferred Bytes Within One Communication Frame

[A4 : A0] Identifies the address of the register to be accessed during the read or write operation. For multibyte transfers, this address is the starting address. Note that the address is written to the AFE7070 MSB first and counts down for each byte.

Figure 37 shows the serial interface timing diagram for an AFE7070 write operation. **SCLK** is the serial interface clock input to AFE7070. Serial data enable **SDENB** is an active-low input to the AFE7070. **SDIO** is serial data in. Input data to the AFE7070 is clocked on the rising edges of **SCLK**.



www.ti.com




Figure 37. Serial Interface Write Timing Diagram

Figure 38 shows the serial interface timing diagram for an AFE7070 read operation. **SCLK** is the serial interface clock input to AFE7070. Serial data enable **SDENB** is an active-low input to the AFE7070. **SDIO** is serial data-in during the instruction cycle. In the 3-pin configuration, **SDIO** is data-out from the AFE7070 during the data transfer cycle(s), while **ALARM\_SDO** is in a high-impedance state. In the 4-pin configuration, **ALARM\_SDO** is data-out from the AFE7070 during the data transfer cycle(s). At the end of the data transfer, **ALARM\_SDO** outputs low on the final falling edge of **SCLK** until the rising edge of **SDENB**, when it enters the high-impedance state.




Figure 38. Serial Interface Read Timing Diagram



www.ti.com

### **REGISTER DESCRIPTIONS**

In the SIF interface there are three types of registers, *NORMAL*, *READ\_ONLY*, and *WRITE\_TO\_CLEAR*. The *NORMAL* register type allows data to be written and read from the register. All 8 bits of the data are registered at the same time, but there is no synchronizing with an internal clock. All register writes are asynchronous with respect to internal clocks. *READ\_ONLY* registers only allow reading of the registers—writing to them has no effect. *WRITE\_TO\_CLEAR* registers are just like *NORMAL* registers in that they can be written and read; however, when the internal signals set a bit high in these registers, that bit stays high until it is written to 0. This way, interrupts are captured and constant until dealt with and cleared.

## **Register Map**

Name	Address	Default	(MSB) bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	(LSB) bit 0
CONFIG0	0x00	0x10	div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel	data_type	fifo_ena	sync_lorQ
CONFIG1	0x01	0x10	twos	iqswap	trim_cl	k_rc_fltr	daca_ complement	dacb_ complement lvds_clk_div		_clk_div
CONFIG2	0x02	0xXX	Unused	Unused	Unused	Unused	Unused	Unused	Alarm_fifo_ 2away	Alarm_fifo_1away
CONFIG3	0x03	0x10	alarm_or_sdo_ ena	sif_4pin	SLEEP	TXENABLE	SYNC	sync_sleep	_txenable_sel	msb_out
CONFIG4	0x04	0x0F	fuse_pd	mixer_gain	pd_clkrcvr	pd_clkrcvr_ mask		coars	se_dac(3:0)	
CONFIG5	0x05	0x00	offset_ena	qmc_corr_ena	mixer_ena			filter_tune(4:0	)	
CONFIG6	0x06	0x00	pd_lvds	pd_rf_out	pd_dac	pd_analogout	pd_lvds_mask	pd_tf_out_ mask	pd_dac_mask	pd_analogout_ mask
CONFIG7	0x07	0x13	mask_2away	mask_1away	fifo_sync_mask	fifo_offset	alarm2away_ ena			alarm_1away_ ena
CONFIG8	0x08	0x00				qmc_offseta	(7:0)		·	
CONFIG9	0x09	0x7A				qmc_offsetb	(7:0)			
CONFIG10	0x0A	0xB6		c	qmc_offseta(12:8)			Unused	Unused	Unused
CONFIG11	0x0B	0xEA		c	mc_offsetb(12:8)			Unused	Unused	Unused
CONFIG12	0x0C	0x45				qmc_gaina	(7:0)		·	
CONFIG13	0x0D	0x1A				qmc_gainb	(7:0)			
CONFIG14	0x0E	0x16				qmc_phase	(7:0)			
CONFIG15	0x0F	0xAA	qmc_pł	nase(9:8)		qmc_gaini(10:8)			qmc_gainq(10	:8)
CONFIG16	0x10	0xC6				freq (7:0	))			
CONFIG17	0x11	0x24				freq (15:	8)			
CONFIG18	0x12	0x02				freq (23:1	6)			
CONFIG19	0x13	0x00				freq (31:2	24)			
CONFIG20	0x14	0x00				phase (7:	:0)			
CONFIG21	0x15	0x00				phase (15	:8)			
CONFIG22	0x16	0x00				Reserve	d			
CONFIG23	0x17	0xXX				Reserve	d			
CONFIG24	0x18	0xXX				Reserve	d			
CONFIG25	0x19	0xXX				Reserve	d			
CONFIG26	0x1A	0xXX				Reserve	d			
CONFIG27	0x1B	0xXX				Reserve	d			
CONFIG28	0x1C	0xXX				Reserve	d			
CONFIG29	0x1D	0xXX				Reserve	d			
CONFIG30	0x1E	0xXX				Reserve	d			
CONFIG31	0x1F	0x82	titest_voh	titest_vol			Versio	n(5:0)		



### SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

#### Register name: CONFIG0; Address: 0x00

BIT 7							BIT 0
div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel	data_type	fifo_ena	sync_lorQ
0	0	0	1	0	0	0	0

#### Table 3. Clock Mode Memory Programming

Mode	div2_dacclk_ena	div2_sync_ena	clkio_sel	clkio_out_ena_n	data_clk_sel
Dual input clock(00)	1	0	1	1	0
Dual output clock (01)	1	1	0	0	0
Single differential DDR clock (10)	0	0	0	1	1
Single differential SDR clock (11)	0	0	1	1	1

div2\_dacclk\_ena: When set to 1, this enables the divide-by-2 in the DAC clock path. This must be set to 1 when in dual-input clock mode or dual-output clock mode.

div2\_sync\_ena: When set to 1, the divide-by-2 is synchronized with the iq\_flag. It is only useful in the dualclock modes when the divide-by-2 is enabled. Care must be take to ensure the input data and DAC clocks are correctly aligned.

clkio\_sel: This bit is used to determine which clock is used to latch the input data. This should be set according to Table 3.

clkio\_out\_ena\_n: When set to 0, the clock CLK\_IO is an output. Depending on the mode, is should be set according to Table 3.

data\_clk\_sel: This bit is used to determine which clock is used to latch the input data. This should be set according to Table 3.

data\_type: When asserted, the phase data is presented at the data interface. The phase data is then updated with each clock. The phase register then holds the value of the I and Q data to be used with the mix operation.

fifo\_ena: When asserted, the FIFO is enabled. Used in dual-input clock mode only. In all other modes, the FIFO is bypassed.

sync\_lorQ: When set to 0, sync is latched on the I phase of the input clock. When set to 1, sync is detected on the Q phase of the clock and is sent to the rest of the chip when the next I data is presented.

BIT 7						BIT 0
twos	iqswap	trim_clk_rc_fltr	daca_complement	dacb_complement	lvds	_clk_div
0	0	0 1	0	0	Х	Х
twos:		When asserted	, the input to the chip is 2s	complement, otherwi	se offset bi	nary.
iqswap:		When asserted	, the DACA data is driven o	nto DACB and revers	se.	
trim_clk_i	rc_fltr:	2 bits to trim the	e RC filter for LVDS out			
daca_con	nplement:		, the output to DACA is com ange the + and – designati	•	ws the use	r of the chip
dacb_con	nplement:		, the output to DACB is con ange the + and – designati	•	ws the use	r of the chip
lvds_clk_	div:					
		lvds_clk_div	LVDS Clock Division			
		00	2			
		01	4			
		10	1			
		11	1			



www.ti.com



#### Register name: CONFIG2; Address: 0x02

Write-to-clear register bits remain asserted once set. Each bit must be written to 0 before another 1 can be captured.

BIT 7							BIT 0
unused	unused	unused	unused	unused	unused	Alarm_fifo_2away	Alarm_fifo_1away
0	0	0	0	0	0	1	1

Alarm\_fifo\_2away: When asserted, the FIFO pointers are 2 away from collision. (WRITE\_TO\_CLEAR)

Alarm\_fifo\_1away: When asserted, the FIFO pointers are 1 away from collision. (WRITE\_TO\_CLEAR)

#### Register name: CONFIG3; Address: 0x03 (INTERFACE SELECTION)

BIT 7							BIT 0			
alarm_or_sdo_ena	sif_4pin	SLEEP	TXenable	SYNC	sync_sleep_	txenable_sel	msb_out			
0	0	0	1	0	0	0	0			
alarm_or_sdo_e na:	When as	serted, the out	tput of the ALA	.RM_SDO pin	is enabled.					
sif_4pin:		•	rt is in 4-pin SF bled, the alarn							
sleep:		When asserted, all blocks programmed to go to sleep in CONFIG4 and CONFIG6 registers labeled pd_***_mask are powered down.								
TXenable:	When 0,	When 0, the data path is zeroed. When 1, the device transmits.								
sync:		When written with a 1, the part is synced. To be resynced using the sif register, it must be reset to 0 by writing a 0 then write a 1 to the sif to sync.								
sync_sleep_ txenable_sel:	functions	, but only one	he function of t at a time. Whe I by writing the	en it is set to c	ontrol any one					
	sync_sl	eep_txenable _sel	Pin o	controls						
		00	All contro	lled by sif bit						
		01	TXE	NABLE						
		10 SYNC								
		11	SI	EEP						
msb_out:	When se	t, and alarm_s	do_out_ena is	also set, the A	ALARM_SDO	pin outputs the	e value of			

daca bit 13.

www.ti.com

TRUMENTS

#### Register name: CONFIG4; Address: 0x04

BIT 7							BIT 0		
fuse_pd	mixer_gain	pd_clkrcvr	pd_clkrcvr_mask		coarse_dac(3:0)				
0	0	0	0	1	1	1	1		
fuse_pd: When set to 1, the fuses are powered down. This saves approximately 50 $\mu$ A at 1.8 V for every intact fuse. The default value is 0.									
mixer_gain:	xer_gain: When asserted, the complex mixer output is multiplied by 2. Only applied when the mixer enabled (mixer_ena = 1).								
pd_clkrcvr:	When a	sserted, the clo	ock receiver is powered	down.					
pd_clkrcvr_m	pd_clkrcvr_mask: When asserted, allows the clock receiver to be powered down with the SYNC_SLEEP pi sleep register bit.								
coarse_dac:	DAC fu	II-scale current	control						

#### Register name: CONFIG5; Address: 0x05

BIT 7							BIT 0
offset_ena	qmc_corr_ena	mixer_ena			filter_tune(4:0)		
0	0	0	0	0	0	0	0

offset_ena:	When asserted, the qmc offset blk is enabled.
qmc_corr_ena:	When asserted, the qmc correction is enabled.
mixer_ena:	When asserted, the complex mix is performed. Otherwise, the mixer is bypassed.
filter_tune(4:0):	Bits used to change the bandwidth of the analog filters

#### Register name: CONFIG6; Address: 0x06

BIT 7							BIT 0
pd_lvds	pd_rf_out	pd_dac	pd_analogout	pd_lvds_mask	pd_tf_out_mask	pd_dac_mask	pd_analogout_ mask
0	0	0	1	1	1	0	0

pd\_lvds: When asserted, the LVDS output stage is powered down.

pd\_rf\_out: When asserted, the RF output stage is powered down.

pd\_dac: When asserted, DACs are powered down.

pd\_analog\_out: When asserted, the entire analog circuit after the DACs (filters, modulator, LO input, RF output stage, LVDS output) is powered down.

The following are used to determine what blocks are powered down when the SYNC\_SLEEP pin is used or the sleep register bit is set.

- pd\_lvds\_mask: When asserted, allows the LVDS to be powered down
- pd\_rf\_out\_mask: When asserted, allows the RF output to be powered down
- pd\_dac\_mask: When asserted, allows the DACs to be powered down



#### www.ti.com

#### Register name: CONFIG7; Address: 0x07

BIT 7							BIT 0		
mask_2away	mask_1away	fifo_sync_mask	f	ifo_offset	t	alarm_2away_ena	alarm_1away_ena		
0	0	0 1 0 1			1	1			
mask_2away	mask_2away: When set to 1, the ALARM_SDO pin is not asserted when the FIFO pointers are 2 away from collision. The alarm still shows up in the CONFIG7 bits.								
mask_1away	mask_1away: When set to 1, the ALARM_SDO pin is not asserted when the FIFO pointers are 1 away from collision. The alarm still shows up in the CONFIG7 bits.								
fifo_sync_ma							hen reset the pointers. set to the offset values.		
fifo_offset:	fifo_offset: Used to set the offset pointers in the FIFO. Programs the starting location of the output side of the FIFO, allows the output pointer to be shifted from -4 to +3 (2s complement) positions with respect to its default position when synced. The default position for the output side pointer is 2. The input side pointer defaults to 0.								
alarm_2away	alarm_2away_ena: When asserted, alarms from the FIFO that represent the pointers being 2 away from collision are enabled.								
alarm_1away_ena: When asserted, alarms from the FIFO that represent the pointers being 1 away from collision are enabled.							eing 1 away from		

#### Register name: CONFIG8; Address: 0x08

BIT 7							BIT 0	
			qmc_offs	seta (7:0)				

qmc\_offseta(7:0): Bits 7:0 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should be written before CONFIG8.

#### Register name: CONFIG9; Address: 0x09

BIT 7							BIT 0			
	qmc_offsetb (7:0)									
0	1	1	1	1	0	1	0			

qmc\_offsetb(7:0): Bits 7:0 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should be written before CONFIG8.

#### Register name: CONFIG10; Address: 0x0A

BIT 7							BIT 0
		qmc_offseta(12:8)	Unused	Unused	Unused		
1	0	1	1	0	1	1	0

qmc\_offsetb(12:8): Bits 12:8 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should be written before CONFIG8.

TEXAS INSTRUMENTS

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

www.ti.com

BIT 0

#### Register name: CONFIG11; Address: 0x0B

		qmc_offsetb(12:8)	Unused	Unused	Unused
1	1	1	0	1	0

qmc\_offsetb(12:8):Bits 12:8 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and<br/>qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and<br/>CONFIG11 should be written before CONFIG8.

#### Register name: CONFIG12; Address: 0x0C

BIT 7 BIT											
	qmc_gaina (7:0)										
0											

qmc\_gaina(7:0): Bits 7:0 of qmc\_gaina. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

#### Register name: CONFIG13; Address: 0x0D

BIT 7							BIT 0			
	qmc_gainb (7:0)									
0 0 0 1 1 0 0										

qmc\_gainb(7:0): Bits 7:0 of qmc\_gainb. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

#### Register name: CONFIG14; Address: 0x0E

BIT 7							BIT 0			
	qmc_phase (7:0)									

qmc\_phase(7:0) Bits 7:0 of qmc\_phase. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

#### Register name: CONFIG15; Address: 0x0F

BIT 7	BIT 7 B									
qmc_ph	qmc_phase(9:8) qmc_gaina(10:8)					qmc_gainb(10:8)				
1	0	1	0	1	0	1	0			

qmc\_phase(9:8): Bits 9:8 of qmc\_phase value

qmc\_gaina(10:8): Bits 9:8 of qmc\_gaina value

qmc\_gainb(10:8): Bits 9:8 of qmc\_gainb value

The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.


### TEXAS INSTRUMENTS

## AFE7070

www.ti.com

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013

#### Register name: CONFIG16; Address: 0x10



RUMENTS

www.ti.com

BIT 0

Х

BIT 0

0

Х

Х

Х

Х

Х

Х

Х

Х

1

#### SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013 Register name: CONFIG23; Address: 0x17 BIT 7 Reserved - Varies from device to device Х Х Х Х Х Х Register name: CONFIG24; Address: 0x18 BIT 7 reserved - Varies from device to device Х Х Х Х Х Х Register name: CONFIG25; Address: 0x19 BIT 7 Reserved – Varies from device to device Х Х Х Х Х Х Register name: CONFIG26; Address: 0x1A BIT 7 Reserved - Varies from device to device Х Х Х Х Х Х Register name: CONFIG27; Address: 0x1B BIT 7 Reserved - Varies from device to device Х Х Х Х Х Х Register name: CONFIG28; Address: 0x1C BIT 7 Reserved – Varies from device to device Х Х Х Х Х Х Register name: CONFIG29; Address: 0x1D BIT 7 Reserved – Varies from device to device Х Х Х Х Х Х Register name: CONFIG30; Address: 0x1E BIT 7 Reserved - Varies from device to device Х Х Х Х Х Х Register name: CONFIG31; Address: 0x1F BIT 7 titest\_voh titest\_vol Version(5:0) 1 0 0 0 0 0

titest voh: Bit held high for sif test purposes

titest\_voh: Bit held low for sif test purposes

version: Version of the chip



### PARALLEL DATA INPUT

The AFE7070 can input either complex I and Q data interleaved on D[13:0] at a data rate 2× the internal output sample clock frequency, 16-bit NCO phase data interleaved as 8 MSBs and 8 LSBs on pins D[13:6] at a data rate 2× the internal output sample clock frequency, or 14-bit NCO phase data at a data rate 1× the internal output sample clock frequency. These modes are described in detail in the CLOCK MODES section.

## CLOCK MODES

The AFE7070 has four clock modes for providing the DAC sample clock and data latching clocks.

Clock Mode	CLK_IO	FIFO	DataLatch	DACCLKFreqRatio	DataFormat	Progamming Bits
Dual-input clock	Input	Enabled	CLK_IO	1× or 2× internal sample clock	IQ or phase (MSB/LSB)	
Dual-output clock	Output	Disabled	CLK_IO	2× internal sample clock	IQ or phase (MSB/LSB)	See Table 3 in
Single differential DDR clock	Disabled	Disabled	DACCLK	1× internal sample clock	IQ or phase (MSB/LSB)	CONFIG0 decription.
Single differential SDR clock	Disabled	Disables	DACCLK	1× internal sample clock	14-bit phase-only	

## DUAL-INPUT CLOCK MODE

In dual-input clock mode, the user provides both a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency and a second single-ended CMOS-level clock at CLK\_IO for latching input data. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

CLK\_IO is an SDR clock at the input data rate, or 2x the internal sample-clock frequency. The DAC clock and data clock must be frequency locked, and a FIFO is used internally to absorb the phase difference between the two clock domains. The phase relationship of CLK\_IO and DACCLK can be any phase at the initial sync of the FIFO, and thereafter can move up to  $\pm 4$  clock cycles before the FIFO input and output pointers overrun and cause data errors. In dual-input clock mode, the latency from input data to output samples is not controlled because the FIFO can introduce a one-clock cycle variation in latency, depending on the exact phase relationship between DACCLK and CLK\_IO.

An external sync must be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both). Note that the internal sync signal must propagate through the input FIFO, and therefore the latency of the sync updates of the signal processing blocks is not controlled.



www.ti.com




Figure 39. Dual-Input Clock Mode

## DUAL-OUTPUT CLOCK MODE

In dual-output clock mode, the user provides a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

The AFE7070 outputs a single-ended CMOS-level clock at CLK\_IO for latching input data. CLK\_IO is an SDR clock at the input data rate, or  $2\times$  the internal sample clock frequency. The CLK\_IO clock can be used to drive the input data source (such as digital upconverter) that sends the data to the DAC. Note that the CLK\_IO delay relative to the input DACCLK rising edge (t<sub>d</sub>) in Figure 40) increases with increasing loads.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the dual-output clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.



SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013




Figure 40. Dual-Output Clock Mode Timing Diagram

## SINGLE DIFFERENTIAL DDR CLOCK

In single differential DDR clock mode, the user provides a differential clock to DACCLKP/N at the internal output sample clock frequency. The rising and falling edges of DACCLK are used to latch I and Q data, respectively. The internal output sample clock is derived from DACCLKP/N.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the single differential DDR clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.



www.ti.com




Figure 41. Single Clock Mode Timing Diagram

### SINGLE DIFFERENTIAL SDR CLOCK MODE

In single differential SDR clock mode, the user provides a differential clock to DACCLKP/N at 1× the internal output sample clock frequency. This mode is only used for transferring 14-bit phase data, and therefore only requires one data latching per internal output sample clock. The internal output sample clock is derived from DACCLKP/N.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks.

In the single differential SDR clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.

TEXAS INSTRUMENTS

www.ti.com

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013




Figure 42. Single Differential SDR Clock Mode

## FIFO ALARMS

The FIFO only operates when the write and read pointers are positioned properly. If either pointer over- or underruns the other, samples are duplicated or skipped. To prevent this, register CONFIG2 can be used to track two FIFO-related alarms:

- alarm\_fifo\_2away: Occurs when the pointers are within two addresses of each other
- alarm\_fifo\_1away: Occurs when the pointers are within one address of each other

These two alarm events are generated asynchronously with respect to the clocks and can be accessed through the ALARM\_SDO pin by writing a 1 in register alarm\_or\_sdo\_ena (CONFIG3[7]) and 0 in register sif\_4pin (CONFIG3[6]).

### SYNCHRONIZATON

The AFE7070 has a synchonization input pin, SYNC\_SLEEP, that is sampled by the same clock mode as the input data to initialize signal processing blocks and optionally update NCO frequency and phase values. In the case of dual input clock mode, the sync signal must propagate through the input FIFO, which creates an uncertainty of ±1 clock cycle for the synchronization of the signal processing. In all other clock modes, the FIFO is bypassed; therefore the exact time of the SYNC\_SLEEP input to sync event is deterministic, and multiple devices can be exactly synchronized.

The function of the pin SYNC\_SLEEP is determined by register sync\_sleep\_txenable\_sel in CONFIG3; setting to 10 configures the SYNC\_SLEEP pin as a SYNC input.

## QUADRATURE MODULATOR CORRECTION (QMC) BLOCK

The quadrature modulator correction (QMC) block provides a means for changing the phase balance of the complex signal to compensate for I and Q imbalance present in an analog quadrature modulator. The block diagram for the QMC block is shown in Figure 43. The QMC block contains three programmable parameters. Registers **qmc\_gaina(10:0)** and **qmc\_gainb(10:0)** control the I and Q path gains and are 11-bit values with a range of 0 to approximately 2.0. Register **qmc\_phase(9:0)** controls the phase imbalance between I and Q and is a 10-bit value with a range of -1/8 to approximately +1/8. LO feedthrough can be minimized by adjusting the DAC offset feature described below.



www.ti.com




Figure 43. QMC Gain/Phase Block Diagram

The LO feedthrough can be minimized by adjusting the DAC offset. Registers **qmc\_offseta(12:0)** and **qmc\_offsetb(12:0)** control the I and Q path offsets and are 13-bit values with a range of -4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion. The **qmc\_gaina** and **qmc\_gainb** registers can be used to back off the signal before the offset to prevent saturation when the offset value is added to the digital signal.




Figure 44. QMC Offset Block Diagram

## NUMERICALLY CONTROLLED OSCILLATOR (NCO)

The AFE7070 contains a numerically controlled oscillator that can be used as either a data generation source or to provide sin and cos for fully complex mixing with input data. The NCO has a 32-bit frequency register **freq(31:0)** and a 16-bit phase register **phase(15:0)**. The NCO tuning frequency is programmed in the CONFIG16 through CONFIG19 registers. Phase offset is programmed in the CONFIG20 and CONFIG21 registers. A block diagram of the NCO is shown in Figure 45.



AFE7070

www.ti.com

f




Figure 45. Numerically Controlled Oscillator (NCO)

Synchronization of the NCO occurs by resetting the NCO accumulator to zero, which is described as follows. Frequency word **freq** in the frequency register is added to the accumulator every clock cycle,  $f_{DAC}$ . The output frequency of the NCO is

$$f_{\rm NCO} = \frac{\rm freq \times f_{\rm NCO\_CLK}}{2^{32}}$$
(1)

With a complex input represented by  $I_{IN}(t)$  and  $Q_{IN}(t)$ , the output of FMIX  $I_{OUT}(t)$  and  $Q_{OUT}(t)$  is

$$I_{OUT}(t) = \left[I_{IN}(t)\cos\left(2\pi f_{NCO}t + \delta\right) - Q_{IN}(t)\sin\left(2\pi f_{NCO}t + \delta\right)\right] \times 2^{(mixer\_gain - 1)}$$

$$Q_{OUT}(t) = \left[I_{IN}(t)\sin\left(2\pi f_{NCO}t + \delta\right) + Q_{IN}(t)\cos\left(2\pi f_{NCO}t + \delta\right)\right] \times 2^{(mixer\_gain - 1)}$$
(2)

where t is the time since the last resetting of the NCO accumulator,  $\delta$  is the phase offset value, and **mixer\_gain** is either 0 or 1.  $\delta$  is given by:

$$\delta = 2\pi \times \text{phase} (15:0)/2^{16}$$

When register **mixer\_gain** is set to 0, the gain through FMIX is sqrt(2)/2 or -3 dB. This loss in signal power is in most cases undesirable, and it is recommended that the gain function of the QMC block be used to increase the signal by 3 dB to compensate. With mixer\_gain = 1, the gain through FMIX is sqrt(2) or 3 dB, which can cause clipping of the signal if  $I_{IN}(t)$  and  $Q_{IN}(t)$  are simultaneously near full-scale amplitude and should therefore be used with caution.

There are two methods to change the frequency and phase values in the NCO block.

- 1. Synchronous updating: To update the NCO frequency and phase using the SYNC\_SLEEP pin, sync\_sleep\_txenable\_sel in the CONFIG3 register must be set to 10 and nco\_sync\_sleep in the CONFIG22 register must be set to 11110000 should be written to the CONFIG22 register. With these settings, the frequency and phase register values only update the NCO frequency and phase values the pin SYNC\_SLEEP is raised, which allows precise control of when the frequency is updated. The accumulator is not reset. There is a six-clock cycle latency from the time when the sync is clocked into the part until the new frequency value is used in the calculation of the accumulator.
- 2. Non-synchronous updating: If the nco\_sync\_sleep register in CONFIG22 is set to 00000000, the frequency register value updates the NCO frequency value when the lowest register bits freq(7:0) in CONFIG16 are written. To assure updating with a complete frequency value, register bits freq(32:8) in CONFIG17, CONFIG18, and CONFIG19 should be written before CONFIG16. Likewise, the phase register value updates the NCO phase value when the lowest register bits phase(7:0) in CONFIG20 are written. To assure updating with a complete fits phase(7:0) in CONFIG20 are written. To assure updating with a complete phase value, register bits phase(7:0) in CONFIG21 should be written before CONFIG20.



### ANALOG OUTPUT MODE

The AFE7070 has two output modes. The analog output mode includes an an RF buffer amplifier and covers the full frequency range of output frequency listed in the AC Electrical Characteristics table. The RF output should be AC coupled and is intended to drive a  $50-\Omega$  load.

### LVDS OUTPUT MODE

The AFE7070 provides an output mode where the modulator output is converted from an analog signal by a comparator to a digital LVDS output signal. The RF output frequency in the LVDS output mode is limited to frequencies below the specification listed in the AC Electrical Characteristics table.

The output includes options for frequency division of  $\div$ 1,  $\div$ 2 and  $\div$ 4 (Figure 46), set in register lvds\_clk\_div in CONFIG1.




Figure 46. LVDS Output Option

## **CMOS DIGITAL INPUTS**

Figure 47 through Figure 50 show schematics of the equivalent CMOS digital inputs and outputs of the AFE7070. All the CMOS digital inputs and outputs are relative to the IOVDD supply, which can vary from 1.8 V to 3.3 V. This facilitates the I/O interface and eliminates the need of level translation. See the specification table for logic thresholds. The pullup and pulldown circuitry is approximately equivalent to 100 k $\Omega$ .






Figure 47. CMOS Digital Equivalent Circuit for ALARM\_SDO Output



AFE7070

SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013





#### Figure 48. CMOS Digital Equivalent Circuit for SDIO Bidirectional Input/Output




Figure 49. CMOS Digital Equivalent Circuit for TESTMODE, DATA, SCLK, SYNC\_SLEEP and IQFLAG Inputs






Figure 50. CMOS Digital Equivalent Circuit for RESET and SDENB Inputs

### **REVISION HISTORY**

Changes from Original (February 2012) to Revision A	Page
<ul> <li>Changed the TYPICAL PERFORMANCE PLOTS of the Product Preview data sheet</li> <li>Changed the SERIAL INTERFACE of the Product Preview data sheet</li> </ul>	
Changes from Revision A (July 2012) to Revision B	Page
Changed the device status From: Product Preview To: Production	1
Changes from Revision B (August 2012) to Revision C	Page
Added AFE7070IRGZ25 to AVAILABLE OPTIONS	1
Changes from Revision B (October 2012) to Revision D	Page
<ul> <li>Changed the TYP value of f<sub>LO</sub> = 450 MHz, Analog Output noise floor From: 156 To: 143</li> </ul>	



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AFE7070IRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7070I	Samples
AFE7070IRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	AFE7070I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

10-Dec-2020


## **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **RGZ0048D**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RGZ0048D**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **RGZ0048D**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated