

SLUS990-DECEMBER 2009

SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION ENABLED WITH IMPEDANCE TRACK™

Check for Samples: bq20z65-R1

FEATURES

- Next Generation Patented Impedance Track™ Technology Accurately Measures Available Charge in Li-Ion and Li-Polymer Batteries
 - Better Than 1% Error Over the Lifetime of the Battery
- Supports the Smart Battery Specification SBS V1.1
- Flexible Configuration for 2 to 4 Series Li-Ion and Li-Polymer Cells
- Powerful 8-Bit RISC CPU With Ultralow Power Modes
- Full Array of Programmable Protection Features
 - Voltage, Current, and Temperature
- Satisfies JEITA Guidelines
- Added Flexibility to Handle More Complex Charging Profiles
- Lifetime Data Logging
- Drives 3, 4, and 5 Segment LED Display for Battery-Pack Conditions
- Supports SHA-1 Authentication
- Complete Battery Protection and Gas Gauge Solution in One Package
- Available in a 44-Pin TSSOP (DBT) package

APPLICATIONS

- Notebook PCs
- Medical and Test Equipment
- Portable Instrumentation

DESCRIPTION

The bg20z65-R1 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track[™] technology, is a single IC solution designed for battery-pack or in-system installation. The bq20z65-R1 measures and maintains an accurate record of available charge in Li-ion or Li-polymer batteries using its integrated high-performance analog peripherals. The bq20z65-R1 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack which reports the information to the system host controller over a serial-communication bus. Together with the integrated analog front-end (AFE) short-circuit and overload protection, the bg20z65-R1 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

The implemented Impedance Track[™] gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.

Table 1. AVAILABLE OPTIONS

| T _A | PACKAGE ⁽¹⁾ | | | | |
|----------------|------------------------------|----------------------------------|--|--|--|
| | 44-PIN TSSOP (DBT) Tube | 44-PIN TSSOP (DBT) Tape and Reel | | | |
| -40°C to 85°C | bq20z65-R1DBT ⁽²⁾ | bq20z65-R1DBTR ⁽³⁾ | | | |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) A single tube quantity is 40 units.

(3) A single reel quantity is 2000 units



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Impedance Track is a trademark of Texas Instruments.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SYSTEM PARTITIONING DIAGRAM



PACKAGE THERMAL DATA

Table 2.

| DEVICE | PACKAGE | θ _{ja} | T _A ≤ 25°C POWER RATING | DERATING FACTOR $T_A > 25^{\circ}C$ | T _A = 70°C POWER RATING | T _A = 85° POWER RATING |
|------------|----------|-----------------|---------------------------------------|--|---------------------------------------|--------------------------------------|
| bq20z65-R1 | TSSOP-44 | 47.6°C/W | 2101mW | 21.01mw/°C | 1155mW | 840mW |



SLUS990-DECEMBER 2009

PACKAGE PINOUT DIAGRAM

| | bq20z65-R1 DBT PACKAGE (TOP VIEW) | | |
|--------|---|----|---------|
| DSG 🗌 | 1● | 44 | 🗌 СНG |
| РАСК | 2 | 43 | BAT |
| vcc 🗌 | 3 | 42 | _ VC1 |
| ZVCHG | 4 | 41 | VC2 |
| GPOD | 5 | 40 | VC3 |
| PMS 🗌 | 6 | 39 | □ VC4 |
| vss 🗌 | 7 | 38 | VC5 |
| REG33 | 8 | 37 | |
| τουτ 🗌 | 9 | 36 | |
| | 10 | 35 | |
| | 11 | 34 | VSS |
| | 12 | 33 | RBI |
| TS1 🗌 | 13 | 32 | REG25 |
| TS2 🗌 | 14 | 31 | USS VSS |
| PRES | 15 | 30 | |
| PFIN | 16 | 29 | GSRN |
| SAFE 🗌 | 17 | 28 | GSRP |
| | 18 | 27 | LED5 |
| | 19 | 26 | LED4 |
| SMBC 🗌 | 20 | 25 | LED3 |
| | 21 | 24 | LED2 |
| vss 🗆 | 22 | 23 | LED1 |



www.ti.com

TERMINAL FUNCTIONS

| TE | RMINAL | I/O ⁽¹⁾ | DESCRIPTION |
|----------|--------|--------------------|--|
| NO. NAME | | 1/017 | DESCRIPTION |
| 1 | DSG | 0 | High side N-chan discharge FET gate drive |
| 2 | PACK | IA, P | Battery pack input voltage sense input. It also serves as device wake up when device is in shutdown mode. |
| 3 | VCC | Р | Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input |
| 4 | ZVCHG | 0 | P-chan pre-charge FET gate drive |
| 5 | GPOD | OD | High voltage general purpose open drain output. Can be configured to be used in pre-charge condition |
| 6 | PMS | I | Pre-charge mode setting input. Connect to PACK to enable 0v pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0V pre-charge using charge FET connected at CHG pin. |
| 7 | VSS | Р | Negative supply voltage input. Connect all VSS pins together for operation of device |
| 8 | REG33 | Р | 3.3V regulator output. Connect at least a 2.2µF capacitor to REG33 and VSS |
| 9 | TOUT | Р | Thermistor bias supply output |
| 10 | VCELL+ | - | Internal cell voltage multiplexer and amplifier output. Connect a 0.1µF capacitor to VCELL+ and VSS |
| 11 | ALERT | OD | Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered. |
| 12 | NC | - | Not used - leave floating |
| 13 | TS1 | IA | 1 st Thermistor voltage input connection to monitor temperature |
| 14 | TS2 | IA | 2 nd Thermistor voltage input connection to monitor temperature |
| 15 | PRES | I | Active low input to sense system insertion. Typically requires additional ESD protection. |
| 16 | PFIN | I | Active low input to detect secondary protector status, and to allow the bq20z65-R1 to report the status of the 2 nd level protection input. |
| 17 | SAFE | OD | Active high output to enforce additional level of safety protection; e.g., fuse blow. |
| 18 | SMBD | I/OD | SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z65-R1 |
| 19 | NC | - | Not used - leave floating |
| 20 | SMBC | I/OD | SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z65-R1 |
| 21 | DISP | I | Display control for the LEDs. This pin is typically connected to VCC via a $100k\Omega$ resistor and a push button switch connected to VSS. |
| 22 | VSS | Р | Negative supply voltage input. Connect all VSS pins together for operation of device |
| 23 | LED1 | I | LED1 display segment that drives an external LED depending on the firmware configuration |
| 24 | LED2 | I | LED2 display segment that drives an external LED depending on the firmware configuration |
| 25 | LED3 | I | LED3 display segment that drives an external LED depending on the firmware configuration |
| 26 | LED4 | I | LED4 display segment that drives an external LED depending on the firmware configuration |
| 27 | LED5 | Ι | LED5 display segment that drives an external LED depending on the firmware configuration |
| 28 | GSRP | IA | Coulomb counter differential input. Connect to one side of the sense resistor |
| 29 | GSRN | IA | Coulomb counter differential input. Connect to one side of the sense resistor |
| 30 | MRST | I | Master reset input that forces the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device |
| 31 | VSS | Р | Negative supply voltage input. Connect all VSS pins together for operation of device |
| 32 | REG25 | Р | 2.5V regulator output. Connect at least a 1mF capacitor to REG25 and VSS |
| 33 | RBI | Р | RAM / Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM / Register data in case of short circuit condition. |
| 34 | VSS | Р | Negative supply voltage input. Connect all VSS pins together for operation of device |
| 35 | RESET | 0 | Reset output. Connect to MSRT. |
| 36 | ASRN | IA | Short circuit and overload detection differential input. Connect to sense resistor |
| 37 | ASRP | IA | Short circuit and overload detection differential input. Connect to sense resistor |

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power

SLUS990-DECEMBER 2009

TERMINAL FUNCTIONS (continued)

| TEF | TERMINAL I/C | | DESCRIPTION |
|-----|--------------|---------|---|
| NO. | NAME | 1/0 (/ | DESCRIPTION |
| 38 | VC5 | IA, P | Cell votage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack. |
| 39 | VC4 | IA, P | Cell votage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack. |
| 40 | VC3 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4 cell applications. |
| 41 | VC2 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4 cell applications. Connect to VC3 in 2 cell stack applications. |
| 42 | VC1 | IA, P | Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4 cell applications. Connect to VC2 in 3 or 2 cell stack applications. |
| 43 | BAT | I, P | Battery stack voltage sense input. |
| 44 | CHG | 0 | High side N-channel charge FET gate drive |

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature (unless otherwise noted) ⁽¹⁾

| | | PIN | UNIT |
|------------------|--|--|--|
| | | BAT, VCC | –0.3 V to 34 V |
| | | PACK, PMS | –0.3 V to 34 V |
| V_{SS} | Supply voltage range | VC(n)-VC(n+1); n = 1, 2, 3, 4 | –0.3 V to 8.5 V |
| | | VC1, VC2, VC3, VC4 | –0.3 V to 34 V |
| | | VC5 | -0.3 V to 1 V |
| V _{IN} | | PFIN, SMBD, <u>SMB</u> C. LED1, LED2, LED3, LED4, LED5, DISP | –0.3 V to 6 V |
| | Input voltage range | TS1, TS2, SAFE, VCELL+, PRES, ALERT | -0.3 V to V _(REG25) + 0.3 V |
| | | MRST, GSRN, GSRP, RBI | –0.3 V to V _(REG25) + 0.3 V |
| | | ASRN, ASRP | -1 V to 1 V |
| | | DSG, CHG, GPOD | –0.3 V to 34 V |
| | | ZVCHG | -0.3 V to V (BAT) |
| V _{OUT} | Output voltage range | TOUT, ALERT, REG33 | –0.3 V to 6 V |
| | | RESET | –0.3 V to 7 V |
| | | REG25 | -0.3 V to 2.75 V |
| I _{SS} | Maximum combined sink current for input pins | PRES, PFIN, SMBD, SMBC, LED1, LED2, LED3, LED4, LED5 | 50 mA |
| T _A | Operating free-air temperature range | | -40°C to 85°C |
| T _F | Functional temperature | | -40°C to 100°C |
| T _{stg} | Storage temperature range | | -65°C to 150°C |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

| | | PIN | MIN | NOM | MAX | UNIT |
|------------------------|-------------------------|----------------|-----|-----|-----|------|
| V _{SS} | Supply voltage | VCC, BAT | 4.5 | | 25 | V |
| V _(STARTUP) | Minimum startup voltage | VCC, BAT, PACK | 5.5 | | | V |



SLUS990-DECEMBER 2009

RECOMMENDED OPERATING CONDITIONS (continued)

Over operating free-air temperature range (unless otherwise noted)

| | | PIN | MIN | NOM MAX | UNIT |
|-----------------------|--|----------------------------|------|-----------------|------|
| | | VC(n)-VC(n+1); n = 1,2,3,4 | 0 | 5 | V |
| | | VC1, VC2, VC3, VC4 | 0 | V _{SS} | V |
| V _{IN} | Input voltage range | VC5 | 0 | 0.5 | V |
| | | ASRN, ASRP | -0.5 | 0.5 | V |
| | | PACK, PMS | 0 | 25 | V |
| V _(GPOD) | Output voltage range | GPOD | 0 | 25 | V |
| I _(GPOD) | Drain current ⁽¹⁾ | GPOD | | 1 | mA |
| C _(REG25) | 2.5V LDO capacitor | REG25 | 1 | | μF |
| C _(REG33) | 3.3V LDO capacitor | REG33 | 2.2 | | μF |
| C _(VCELL+) | Cell voltage output capacitor | VCELL+ | 0.1 | | μF |
| R _(PACK) | PACK input block resistor ⁽²⁾ | PACK | 1 | | kΩ |

Use an external resistor to limit the current to GPOD to 1mA in high voltage application. Use an external resistor to limit the inrush current PACK pin required. (1)

(2)



www.ti.com

ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNI |
|--|--|--|----------|------|-----------|-----|
| SUPPLY CU | RRENT | | | | | |
| I _(NORMAL) | Firmware running | | | 550 | | μA |
| I _(SLEEP) | Sleep mode | CHG FET on; DSG FET on | | 124 | | μA |
| | | CHG FET off; DSG FET on | | 90 | | μA |
| | | CHG FET off; DSG FET off | | 52 | | μA |
| I _(SHUTDOWN) | Shutdown mode | | | 0.1 | 1 | μA |
| SHUTDOWN | WAKE; $T_A = 25^{\circ}C$ (unless otherw | ise noted) | | | | |
| I _(PACK) | Shutdown exit at V _{STARTUP} threshold | | | | 1 | μA |
| SRx WAKE I | FROM SLEEP; T _A = 25°C (unless o | otherwise noted) | | | | |
| V _(WAKE) | Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9 mV programmable options | | 1.25 | | 10 | m∨ |
| | | V _(WAKE) = 1 mV; I _(WAKE) = 0, RSNS1 = 0, RSNS0 = 1; | -0.7 | | 0.7 | |
| V _(WAKE_ACR) | Accuracy of $V_{(WAKE)}$ | $ \begin{array}{l} V_{(WAKE)} = 2.25 \mbox{ mV}; \\ I_{(WAKE)} = 1, \mbox{ RSNS1} = 0, \mbox{ RSNS0} = 1; \\ I_{(WAKE)} = 0, \mbox{ RSNS1} = 1, \mbox{ RSNS0} = 0; \end{array} $ | -0.8 | | 0.8 | mV |
| | Accuracy of V _(WAKE) | $ \begin{array}{l} V_{(WAKE)} = 4.5 \mbox{ mV}; \\ I_{(WAKE)} = 1, \mbox{ RSNS1} = 1, \mbox{ RSNS0} = 1; \\ I_{(WAKE)} = 0, \mbox{ RSNS1} = 1, \mbox{ RSNS0} = 0; \end{array} $ | -1.0 | | 1.0 | _ |
| | | $\label{eq:VWAKE} \begin{split} V_{(WAKE)} &= 9 \mbox{ mV}; \\ I_{(WAKE)} &= 1, \mbox{ RSNS1} = 1, \mbox{ RSNS0} = 1; \end{split}$ | -1.4 | | 1.4 | |
| V _(WAKE_TCO) | Temperature drift of $V_{(WAKE)}$ accuracy | | | 0.5 | | %/° |
| t _(WAKE) | Time from application of current and wake of bq20z65-R1 | | | 1 | 10 | m |
| WATCHDOG | TIMER | | | | 1 | |
| t _{WDTINT} | Watchdog start up detect time | | 250 | 500 | 1000 | ms |
| t _{WDWT} | Watchdog detect time | | 50 | 100 | 150 | μs |
| 2.5V LDO; I _{(F} | _{REG33OUT)} = 0 mA; T _A = 25°C (unles | s otherwise noted) | | | | |
| V _(REG25) | Regulator output voltage | 4.5 < VCC or BAT < 25 V; $I_{(REG250UT)} \le 16 \text{ mA};$ $T_A = -40^{\circ}\text{C}$ to 100°C | 2.41 | 2.5 | 2.59 | V |
| ΔV _{(REG25TEM} P) | Regulator output change with temperature | $I_{(REG25OUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | | ±0.2 | | % |
| ΔV _{(REG25LINE}) | Line regulation | 5.4 < VCC or BAT < 25 V; I _(REG25OUT) = 2 mA | | 3 | 10 | m\ |
| ΔV _{(REG25LOA} | Load regulation | $0.2 \text{ mA} \le I_{(\text{REG25OUT})} \le 2 \text{ mA}$ | | 7 | 25 | m\ |
| D) | | $0.2 \text{ mA} \le I_{(\text{REG25OUT})} \le 16 \text{ mA}$ | | 25 | 50 | |
| (REG25MAX) | Current limit | drawing current until REG25 = 2 V to 0 V | 5 | 40 | 75 | mA |
| 3.3V LDO; I _{(F} | _{REG25OUT)} = 0 mA; T _A = 25°C (unles | s otherwise noted) | | | | |
| V _(REG33) | Regulator output voltage | 4.5 < VCC or BAT < 25 V; $l_{(REG330UT)} \le 25 \text{ mA};$ $T_A = -40^{\circ}\text{C}$ to 100°C | 3 | 3.3 | 3.6 | V |
| ΔV _{(REG33TEM} ^{P)} | Regulator output change with temperature | $I_{(REG33OUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C} \text{ to } 100^{\circ}\text{C}$ | | ±0.2 | | % |
| ∆V _{(REG33LINE} | Line regulation | 5.4 < VCC or BAT < 25 V; I _(REG330UT) = 2 mA | | 3 | 10 | m\ |
| ∆V _{(REG33LOA} | | $0.2 \text{ mA} \le I_{(\text{REG33OUT})} \le 2 \text{ mA}$ | | 7 | 17 | ~^\ |
| D) | Load regulation | $0.2\text{mA} \le \text{I}_{(\text{REG33OUT})} \le 25 \text{ mA}$ | | 40 | 100 | m\ |
| I _(REG33MAX) | Current limit | drawing current until REG33 = 3 V short REG33 to VSS, REG33 = 0 V | 25 12 | 100 | 145 65 | mA |
| | | SHORT REGOUND VOD, REGGO = 0 V | 12 | | 00 | |



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | | EST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------------------|--|--|--|-----------------------------------|-------------------------|-----------------------------------|------|--|
| V _(TOUT) | Output voltage | $I_{(TOUT)} = 0 \text{ mA}; T_A =$ | 25°C | | V _(REG25) | | V | |
| R _{DS(on)} | TOUT pass element resistance | I _(TOUT) = 1 mA; R _{DS(} -40°C to 100°C | $_{on)}$ = (V _(REG25) - V _(TOUT))/ 1 mA; T _A = | | 50 | 100 | Ω | |
| LED OUTPU | | · · · | | 1 | | | | |
| V _{OL} | Output low voltage | LED1, LED2, LED3 | , LED4, LED5 | | | 0.4 | V | |
| VCELL+ HIG | H VOLTAGE TRANSLATION | | | 1 | | | | |
| V _(VCELL+OUT) | | VC(n) - VC(n+1) = 0 $T_A = -40^{\circ}C \text{ to } 100^{\circ}C$ | 0 | 0.950 | 0.975 | 1 | | |
| (VOLLE+001) | | VC(n) - VC(n+1) = 4 $T_A = -40^{\circ}C$ to 100°C | | 0.275 | 0.3 | 0.375 | | |
| V _(VCELL+REF) | Translation output | internal AFE referent $T_A = -40^{\circ}C$ to 100°C | | 0.965 | 0.975 | 0.985 | V | |
| V _{(VCELL+PACK} | | Voltage at PACK pint $T_A = -40^{\circ}$ C to 100°C | | 0.98 × V _(PACK) /18 | V _(PACK) /18 | 1.02 × V _(РАСК) /18 | | |
| V _(VCELL+BAT) | | Voltage at BAT pin; $T_A = -40^{\circ}C$ to 100°C | | 0.98 × V _(BAT) /18 | V _(BAT) /18 | 1.02 × V _(BAT) /18 | | |
| CMMR | Common mode rejection ratio | VCELL+ | | 40 | | | dB | |
| | | K= {VCELL+ output output (VC5=0V; VC | (VC5=0V; VC4=4.5V) - VCELL+ C4=0V)}/4.5 | 0.147 | 0.150 | 0.153 | | |
| K | Cell scale factor | K= {VCELL+ output output (VC5=13.5V; VC1= | (VC2=13.5V; VC1=18V) - VCELL+ 13.5V)}/4.5 | 0.147 | 0.150 | 0.153 | | |
| (VCELL+OUT) | Drive Current to VCELL+ capacitor | | VC(n) - VC(n+1) = 0V; VCELL + = 0 V; $T_A = -40^{\circ}C$ to 100°C | | 18 | | μA | |
| V _(VCELL+O) | CELL offset error | CELL output (VC2 = VC1 = 18 V) - CELL output (VC2 = VC1 = 0 V) | | -18 | -1 | 18 | mV | |
| I _{VCnL} CELL BALAI | VC(n) pin leakage current | VC1, VC2, VC3, VC | C4, VC5 = 3 V | -1 | 0.01 | 1 | μA | |
| R _{BAL} | internal cell balancing FET resistance | $R_{DS(on)}$ for internal F V _{DS} = 2 V; T _A = 25° | | 200 | 400 | 600 | Ω | |
| HARDWARE | SHORT CIRCUIT AND OVERLOA | D PROTECTION; T _A | = 25°C (unless otherwise noted) | | | | | |
| | | V _{OL} = 25 mV (min) | | 15 | 25 | 35 | | |
| V _(OL) | OL detection threshold voltage accuracy | V _{OL} = 100 mV; RSNS = 0, 1 | | 90 | 100 | 110 | mV | |
| | | V _{OL} = 205 mV (max |) | 185 | 205 | 225 | - | |
| | | $V_{(SCC)} = 50 \text{ mV}$ (mir | n) | 30 | 50 | 70 | | |
| V _(SCC) | SCC detection threshold voltage accuracy | V _(SCC) = 200 mV; R | SNS = 0, 1 | 180 | 200 | 220 | mV | |
| | accuracy | V _(SCC) = 475 mV (m | ax) | 428 | 475 | 523 | | |
| | | V _(SCD) = -50 mV (m | in) | -30 | -50 | -70 | | |
| V _(SCD) | SCD detection threshold voltage accuracy | $V_{(SCD)} = -200 \text{ mV}; \text{ F}$ | RSNS = 0, 1 | -180 | -200 | -220 | mV | |
| | accuracy | V _(SCD) = -475 mV (r | nax) | -428 | -475 | -523 | | |
| da | Delay time accuracy | | | | ±15.25 | | μs | |
| pd | Protection circuit propagation delay | | | | 50 | | μs | |
| FET DRIVE (| CIRCUIT; T _A = 25°C (unless other | wise noted) | | | | | | |
| V _(DSGON) | DSG pin output on voltage | $V_{(DSGON)} = V_{(DSG)} - V_{(DSG)}$ | 10 MΩ; DSG and CHG on; | 8 | 12 | 16 | V | |
| V _(CHGON) | CHG pin output on voltage | $V_{(GS)} = 10 \text{ M}\Omega; \text{ DSC}$ | | | 12 | 16 | V | |
| V _(DSGOFF) | DSG pin output off voltage | $V_{(DSGOFF)} = V_{(DSG)}$ - | V _(PACK) | | | 0.2 | V | |
| V _(CHGOFF) | CHG pin output off voltage | V _(CHGOFF) = V _(CHG) - | V _(BAT) | | | 0.2 | V | |
| | Pice time | C - 4700 - F | $V_{(CHG)}$: $V_{(PACK)} \ge V_{(PACK)} + 4V$ | | 400 | 1000 | | |
| t _r | Rise time | C _L = 4700 pF | V _(DSG) : V _(BAT) ≥V _(BAT) + 4V | | 400 | 1000 | μs | |



ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|--|--|-----------------------------|--------|--------|--------------------|
| t _f | Fall time | C _L = 4700pF | $V_{(CHG)}$: $V_{(PACK)} + V_{(CHGON)} \ge V_{(PACK)} + 1V$ | | 40 | 200 | μs |
| | | | $V_{(DSG)}$: VC1 + $V_{(DSGON)} \ge$ VC1 + 1 V | | 40 | 200 | |
| V _(ZVCHG) | ZVCHG clamp voltage | BAT = 4.5 V | | 3.3 | 3.5 | 3.7 | V |
| LOGIC; T _A | = -40°C to 100°C (unless otherwi | se noted) | | | | | |
| R _(PULLUP) | Internal pullup resistance | ALERT | | 60 1 | 00 200 |) | kΩ |
| (PULLUP) | | RESET | | 1 3 | 3 6 | | K12 |
| | | ALERT | | | 0.2 | | |
| V _{OL} | Logic low output voltage level | RESET; V _(BAT) = | $7V; V_{(REG25)} = 1.5 V; I_{(RESET)} = 200 \ \mu A$ | | 0.4 | | V |
| | | GPOD; I _(GPOD) = | 50 μΑ | | 0.6 | | |
| LOGIC SM | BC, SMBD, PFIN, PRES, SAFE, A | ERT, DISP | | | | | |
| V _{IH} | High-level input voltage | | | 2.0 | | | V |
| V _{IL} | Low-level input voltage | | | | | 0.8 | V |
| V _{OH} | Output voltage high ⁽¹⁾ | I _L = -0.5 mA | | V _{REG25} -0. 5 | | | V |
| V _{OL} | Low-level output voltage | PRES, PFIN, AL | ERT, DISP; $I_L = 7 \text{ mA}$; | | | 0.4 | V |
| CI | Input capacitance | | | | 5 | | pF |
| I _(SAFE) | SAFE source currents | SAFE active, SA | VFE = V _(REG25) -0.6 V | -3 | | | mA |
| IIkg(SAFE) | SAFE leakage current | SAFE inactive | | -0.2 | | 0.2 | μA |
| l _{ikg} | Input leakage current | | | | | 1 | μA |
| ADC ⁽²⁾ | | | | | | | 1 |
| | Input voltage range | TS1, TS2, using | Internal V _{ref} | -0.2 | | 1 | V |
| | Conversion time | | | | 31.5 | | ms |
| | Resolution (no missing codes) | | | 16 | | | bits |
| | Effective resolution | | | 14 | 15 | | bits |
| | Integral nonlinearity | | | | | ±0.03 | %FSR ⁽³ |
| | Offset error ⁽⁴⁾ | | | | 140 | 250 | μV |
| | Offset error drift ⁽⁴⁾ | $T_{A} = 25^{\circ}C \text{ to } 85^{\circ}$ | °C | | 2.5 | 18 | µV/°C |
| | Full-scale error ⁽⁵⁾ | | | | ±0.1% | ±0.7% | |
| | Full-scale error drift | | | | 50 | | PPM/°C |
| | Effective input resistance ⁽⁶⁾ | | | 8 | | | MΩ |
| COULOMB | COUNTER | | | | | | |
| | Input voltage range | | | -0.20 | | 0.20 | V |
| | Conversion time | Single conversio | n | | 250 | | ms |
| | Effective resolution | Single conversio | | 15 | | | bits |
| | | -0.1 V to 0.20 V | | | ±0.007 | ±0.034 | |
| | Integral nonlinearity | -0.20 V to -0.1 | | | ±0.007 | | %FSR |
| | Offset error (7) | $T_{A} = 25^{\circ}C \text{ to } 85^{\circ}$ | | | 10 | | μV |
| | Offset error drift | | | | 0.4 | 0.7 | μV/°C |
| | Full-scale error ⁽⁸⁾ (9) | | | | ±0.35% | | |
| | Full-scale error drift | | | - | 150 | | PPM/°C |

(1) RC[0:7] bus

Unless otherwise specified, the specification limits are valid at all measurement speed modes. (2)

(3) Full-scale reference

- (4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference.
- Uncalibrated performance. This gain error can be eliminated with external calibration. (5)
- (6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.

Post-calibration performance (7)

- Reference voltage for the coulomb counter is typically V_{ref}/3.969 at V_(REG25) = 2.5 V, T_A = 25°C. Uncalibrated performance. This gain error can be eliminated with external calibration. (8)
- (9)

Copyright © 2009, Texas Instruments Incorporated



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}$ C to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(BAT)} = 14$ V, $C_{(REG25)} = 1 \ \mu$ F, $C_{(REG33)} = 2.2 \ \mu$ F; typical values at $T_A = 25^{\circ}$ C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--------------------------------------|-------|--------|-------|--------|
| | Effective input resistance ⁽¹⁰⁾ | $T_A = 25^{\circ}C$ to $85^{\circ}C$ | 2.5 | | | MΩ |
| INTERNA | L TEMPERATURE SENSOR | | i | | | |
| V _(TEMP) | Temperature sensor voltage ⁽¹¹⁾ | | | -2.0 | | mV/°C |
| | REFERENCE | - | | | | 1 |
| | Output voltage | | 1.215 | 1.225 | 1.230 | V |
| | Output voltage drift | | | 65 | | PPM/°C |
| HIGH FRE | EQUENCY OSCILLATOR | - | | | | 1 |
| f _(OSC) | Operating frequency | | | 4.194 | | MHz |
| | Frequency error ⁽¹²⁾ (13) | | -3% | 0.25% | 3% | |
| f _(EIO) | Frequency error (1-) (1-) | $T_A = 20^{\circ}C$ to $70^{\circ}C$ | -2% | 0.25% | 2% | |
| t _(SXO) | Start-up time ⁽¹⁴⁾ | | | 2.5 | 5 | ms |
| LOW FRE | QUENCY OSCILLATOR | | | | | |
| f _(LOSC) | Operating frequency | | | 32.768 | | kHz |
| | Frequency error ⁽¹³⁾ (15) | | -2.5% | 0.25% | 2.5% | |
| f _(LEIO) | | $T_A = 20^{\circ}C$ to $70^{\circ}C$ | -1.5% | 0.25% | 1.5% | |
| t _(LSXO) | Start-up time ⁽¹⁴⁾ | | | | 500 | μs |

(10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.

(11) -53.7 LSB/°C

(12) The frequency error is measured from 4.194 MHz.

(13) The frequency drift is included and measured from the trimmed frequency at $V_{(REG25)} = 2.5V$, $T_A = 25^{\circ}C$.

(14) The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$.


(15) The frequency error is measured from 32.768 kHz.



POWER-ON RESET

Over operating free-air temperature range (unless otherwise noted), $T_A = -40^{\circ}$ C to 85°C, $V_{(REG25)} = 2.41$ V to 2.59 V, $V_{(RAT)} = 14$ V, $C_{(REG25)} = 1$ µF, $C_{(REG33)} = 2.2$ µF; typical values at $T_A = 25^{\circ}$ C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|------------------------------|--|-----|-----|-----|------|
| VIT- | Negative-going voltage input | | 1.7 | 1.8 | 1.9 | V |
| VHYS | Power-on reset hysteresis | | 5 | 125 | 200 | mV |
| t _{RST} | RESET active low time | active low time after power up or watchdog reset | 100 | 250 | 560 | μs |



DATA FLASH CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Typical values at $T_A = 25^{\circ}C$ and $V_{(REG25)} = 2.5 \text{ V}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----|------|------|--------|
| | Data retention | | 10 | | | Years |
| | Flash programming write-cycles | | 20k | | | Cycles |
| t _(ROWPROG) | Row programming time | See ⁽¹⁾ | | | 2 | ms |
| t(MASSERASE) | Mass-erase time | | | | 200 | ms |
| t(PAGEERASE) | Page-erase time | | | | 20 | ms |
| I(DDPROG) | Flash-write supply current | | | 5 | 10 | mA |
| I(DDERASE) | Flash-erase supply current | | | 5 | 10 | mA |
| RAM/REGIS | TER BACKUP | | | | | |
| 1 | RB data-retention input current | $V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 85^{\circ}C$ | | 1000 | 2500 | 54 |
| I(RB) | RD data-retention input current | $V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 25^{\circ}C$ | | 220 | nA | |
| V _(RB) | RB data-retention input voltage ⁽¹⁾ | | 1.7 | | | V |

(1) Specified by design. Not production tested.

SMBus TIMING CHARACTERISTICS

 $T_A = -40^{\circ}C$ to 85°C Typical Values at $T_A = 25^{\circ}C$ and $V_{REG25} = 2.5$ V (Unless Otherwise Noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|---------------------------|---------------------------------|-----|-----|-----|------|
| f _(SMB) | SMBus operating frequency | Slave mode, SMBC 50% duty cycle | 10 | | 100 | kHz |

Copyright © 2009, Texas Instruments Incorporated



www.ti.com

SMBus TIMING CHARACTERISTICS (continued)

$T_{A} = -40^{\circ}$ C to 85°C Typical Values at $T_{A} = 25^{\circ}$ C and $V_{REG25} = 2.5$ V (Unless Otherwise Noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|-----|------|------|------|
| f _(MAS) | SMBus master clock frequency | Master mode, No clock low slave extend | | 51.2 | | kHz |
| t _(BUF) | Bus free time between start and stop (see Figure 1) | | 4.7 | | | μs |
| t _(HD:STA) | Hold time after (repeated) start (see Figure 1) | | 4 | | | μs |
| t _(SU:STA) | Repeated start setup time (see Figure 1) | | 4.7 | | | μs |
| t _(SU:STO) | Stop setup time (see Figure 1) | | 4 | | | μs |
| t _(HD:DAT) | Data hold time (see Figure 1) | Receive mode | 0 | | | ns |
| | Data hold time (see Figure 1) | Transmit mode | 300 | | | |
| t _(SU:DAT) | Data setup time (see Figure 1) | | 250 | | | ns |
| t _(TIMEOUT) | Error signal/detect (see Figure 1) | See ⁽¹⁾ | 25 | | 35 | μs |
| t _(LOW) | Clock low period (see Figure 1) | | 4.7 | | | μs |
| t _(HIGH) | Clock high period (see Figure 1) | See ⁽²⁾ | 4 | | 50 | μs |
| t _(LOW:SEXT) | Cumulative clock low slave extend time | See ⁽³⁾ | | | 25 | ms |
| t _(LOW:MEXT) | Cumulative clock low master extend time (see Figure 1) | See ⁽⁴⁾ | | | 10 | ms |
| t _f | Clock/data fall time | See ⁽⁵⁾ | | | 300 | ns |
| t _r | Clock/data rise time | See ⁽⁶⁾ | | | 1000 | ns |

The bq20z65-R1 times out when any clock low exceeds t_(TIMEOUT).
t_(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z65-R1 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).

t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (3)

 $t_{(LOW;MEXT)}$ is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. Rise time $t_r = VILMAX - 0.15$) to (VIHMIN + 0.15) (4)

(5)

(6) Fall time $t_f = 0.9V_{DD}$ to (VILMAX - 0.15)



SLUS990-DECEMBER 2009




Figure 1. SMBus Timing Diagram



www.ti.com

FEATURE SET

Primary (1st Level) Safety Features

The bq20z65-R1 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- Charge and discharge overcurrent
- Short Circuit protection
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z65-R1 can be used to indicate more serious faults via the SAFE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety undervoltage
- 2nd level protection IC input
- Safety overcurrent in charge and discharge
- Safety over-temperature in charge and discharge with independent alarms and thresholds for each thermistor
- Charge FET and zero-volt charge FET fault
- Discharge FET fault
- Cell imbalance detection (active and at rest)
- Open thermistor detection
- Fuse blow detection
- AFE communication fault

Charge Control Features

The bq20z65-R1 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range.
- Handles more complex charging profiles. Allows for splitting the standard temperature range into 2 sub-ranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track[™] and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

Gas Gauging

The bq20z65-R1 uses the Impedance Track[™] Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.



www.ti.com

Lifetime Data Logging Features

The bq20z65-R1 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored include:

- Lifetime maximum temperature
- Lifetime maximum temperature count
- Lifetime maximum temperature duration
- Lifetime minimum temperature
- Lifetime maximum battery cell voltage
- Lifetime maximum battery cell voltage count
- Lifetime maximum battery cell voltage duration
- · Lifetime minimum battery cell voltage
- Lifetime maximum battery pack voltage
- Lifetime minimum battery pack voltage
- · Lifetime maximum charge current
- Lifetime maximum discharge current
- Lifetime maximum charge power
- Lifetime maximum discharge power
- Lifetime maximum average discharge current
- · Lifetime maximum average discharge power
- Lifetime average temperature

Authentication

The bq20z65-R1 supports authentication by the host using SHA-1.

Power Modes

The bq20z65-R1 supports 3 different power modes to reduce power consumption:

- In Normal Mode, the bq20z65-R1 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bq20z65-R1 is in a reduced power stage.
- In Sleep Mode, the bq20z65-R1 performs measurements, calculations, protection decisions and data update in adjustable time intervals. Between these intervals, the bq20z65-R1 is in a reduced power stage. The bq20z65-R1 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode the bq20z65-R1 is completely disabled.



CONFIGURATION

Oscillator Function

The bq20z65-R1 fully integrates the system oscillators therefore, no external components are required for this feature.

System Present Operation

The bq20z65-R1 periodically verifies the PRES pin and detects that the battery is present in the system via a low state on a PRES input. When this occurs, the bq20z65-R1 enters normal operating mode. When the pack is removed from the system and the PRES input is high, the bq20z65-R1 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The PRES input is ignored and can be left floating when non-removal mode is set in the data flash.

BATTERY PARAMETER MEASUREMENTS

The bq20z65-R1 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z65-R1 detects charge activity when $V_{SR} = V_{(SRP)}-V_{(SRN)}$ is positive and discharge activity when $V_{SR} = V_{(SRP)}-V_{(SRN)}$ is negative. The bq20z65-R1 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65nVh.

Voltage

The bq20z65-R1 updates the individual series cell voltages at one second intervals. The internal ADC of the bq20z65-R1 measures the voltage, scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track[™] gas-gauging.

Current

The bq20z65-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a $5m\Omega$ to $20m\Omega$ typ. sense resistor.

Wake Function

The bq20z65-R1 can exit sleep mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

Auto Calibration

The bq20z65-R1 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq20z65-R1 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

Temperature

The bq20z65-R1 has an internal temperature sensor and 2 external temperature sensor inputs, TS1 and TS2, used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z65-R1 can be configured to use the internal temperature sensor or up to 2 external temperature sensors.



COMMUNICATIONS

The bq20z65-R1 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq20z65-R1 detects an SMBus off state when SMBC and SMBD are logic-low for \geq 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

SBS Commands

| SBS CMD | MODE | NAME | FORMAT | SIZE IN BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|------------|------|------------------------|------------------|------------------|--------------|--------------|------------------|--------------|
| 0x00 | R/W | ManufacturerAccess | Hex | 2 | 0x0000 | Oxffff | _ | _ |
| 0x01 | R/W | RemainingCapacityAlarm | Integer | 2 | 0 | 700 or 1000 | 300 or 432 | mAh or 10mWh |
| 0x02 | R/W | RemainingTimeAlarm | Unsigned integer | 2 | 0 | 30 | 10 | min |
| 0x03 | R/W | BatteryMode | Hex | 2 | 0x0000 | Oxffff | _ | — |
| 0x04 | R/W | AtRate | Integer | 2 | -32,768 | 32,767 | — | mA or 10mW |
| 0x05 | R | AtRateTimeToFull | Unsigned integer | 2 | 0 | 65,535 | — | min |
| 0x06 | R | AtRateTimeToEmpty | Unsigned integer | 2 | 0 | 65,535 | — | min |
| 0x07 | R | AtRateOK | Unsigned integer | 2 | 0 | 65,535 | — | _ |
| 0x08 | R | Temperature | Unsigned integer | 2 | 0 | 65,535 | — | 0.1°K |
| 0x09 | R | Voltage | Unsigned integer | 2 | 0 | 20,000 | _ | mV |
| 0x0a | R | Current | Integer | 2 | -32,768 | 32767 | — | mA |
| 0x0b | R | AverageCurrent | Integer | 2 | -32,768 | 32,767 | — | mA |
| 0x0c | R | MaxError | Unsigned integer | 1 | 0 | 100 | _ | % |
| 0x0d | R | RelativeStateOfCharge | Unsigned integer | 1 | 0 | 100 | — | % |
| 0x0e | R | AbsoluteStateOfCharge | Unsigned integer | 1 | 0 | 100+ | - | % |
| 0x0f | R/W | RemainingCapacity | Unsigned integer | 2 | 0 | 65,535 | — | mAh or 10mWh |
| 0x10 | R | FullChargeCapacity | Unsigned integer | 2 | 0 | 65,535 | - | mAh or 10mWh |
| 0x11 | R | RunTimeToEmpty | Unsigned integer | 2 | 0 | 65,534 | — | min |
| 0x12 | R | AverageTimeToEmpty | Unsigned integer | 2 | 0 | 65,534 | _ | min |
| 0x13 | R | AverageTimeToFull | Unsigned integer | 2 | 0 | 65,534 | - | min |
| 0x14 | R | ChargingCurrent | Unsigned integer | 2 | 0 | 65,534 | _ | mA |
| 0x15 | R | ChargingVoltage | Unsigned integer | 2 | 0 | 65,534 | _ | mV |
| 0x16 | R | BatteryStatus | Hex | 2 | 0x0000 | 0xdbff | _ | |
| 0x17 | R/W | CycleCount | Unsigned integer | 2 | 0 | 65,535 | 0 | _ |
| 0x18 | R/W | DesignCapacity | Integer | 2 | 0 | 32,767 | 4400 or 6336 | mAh or 10mWh |

Table 3. SBS COMMANDS

Copyright © 2009, Texas Instruments Incorporated



www.ti.com

| SBS | | | | SIZE IN | MIN | MAX | DEFAULT | |
|------|------|-------------------|------------------|---------|--------|--------|----------------------|------|
| CMD | MODE | NAME | FORMAT | BYTES | VALUE | VALUE | VALUE | UNIT |
| 0x19 | R/W | DesignVoltage | Integer | 2 | 7000 | 18,000 | 14,400 | mV |
| 0x1a | R/W | SpecificationInfo | Hex | 2 | 0x0000 | Oxffff | 0x0031 | — |
| 0x1b | R/W | ManufactureDate | Unsigned integer | 2 | 0 | 65,535 | 0 | — |
| 0x1c | R/W | SerialNumber | Hex | 2 | 0x0000 | Oxffff | 0x0000 | — |
| 0x20 | R/W | ManufacturerName | String | 20+1 | — | — | Texas Instruments | — |
| 0x21 | R/W | DeviceName | String | 20+1 | — | — | bq20z65-R1 | — |
| 0x22 | R/W | DeviceChemistry | String | 4+1 | — | — | LION | — |
| 0x23 | R | ManufacturerData | String | 14+1 | — | — | — | — |
| 0x2f | R/W | Authenticate | String | 20+1 | — | — | — | — |
| 0x3c | R | CellVoltage4 | Unsigned integer | 2 | 0 | 65,535 | — | mV |
| 0x3d | R | CellVoltage3 | Unsigned integer | 2 | 0 | 65,535 | _ | mV |
| 0x3e | R | CellVoltage2 | Unsigned integer | 2 | 0 | 65,535 | _ | mV |
| 0x3f | R | CellVoltage1 | Unsigned integer | 2 | 0 | 65,535 | — | mV |

Table 3. SBS COMMANDS (continued)

Table 4. EXTENDED SBS COMMANDS

| SBS CMD | MODE | NAME | FORMAT | SIZE IN BYTES | MIN VALUE | MAX VALUE | DEFAULT VALUE | UNIT |
|------------|------|-----------------|------------------|------------------|--------------|--------------|------------------|-------|
| 0x45 | R | AFEData | String | 11+1 | — | _ | — | — |
| 0x46 | R/W | FETControl | Hex | 2 | 0x00 | 0xff | — | — |
| 0x4f | R | StateOfHealth | Hex | 2 | 0x0000 | 0xffff | — | % |
| 0x51 | R | SafetyStatus | Hex | 2 | 0x0000 | Oxffff | — | — |
| 0x52 | R | PFAlert | Hex | 2 | 0x0000 | 0xffff | — | — |
| 0x53 | R | PFStatus | Hex | 2 | 0x0000 | 0xffff | — | — |
| 0x54 | R | OperationStatus | Hex | 2 | 0x0000 | 0xffff | — | — |
| 0x55 | R | ChargingStatus | Hex | 2 | 0x0000 | Oxffff | — | — |
| 0x57 | R | ResetData | Hex | 2 | 0x0000 | 0xffff | — | — |
| 0x58 | R | WDResetData | Unsigned integer | 2 | 0 | 65,535 | — | _ |
| 0x5a | R | PackVoltage | Unsigned integer | 2 | 0 | 65,535 | — | mV |
| 0x5d | R | AverageVoltage | Unsigned integer | 2 | 0 | 65,535 | — | mV |
| 0x5e | R | TS1Temperature | Integer | 2 | -400 | 1200 | — | 0.1°C |
| 0x5f | R | TS2Temperature | Integer | 2 | -400 | 1200 | — | 0.1°C |
| 0x60 | R/W | UnSealKey | Hex | 4 | 0x0000000 | Oxfffffff | — | — |
| 0x61 | R/W | FullAccessKey | Hex | 4 | 0x0000000 | Oxfffffff | — | — |
| 0x62 | R/W | PFKey | Hex | 4 | 0x0000000 | Oxfffffff | — | — |
| 0x63 | R/W | AuthenKey3 | Hex | 4 | 0x00000000 | Oxfffffff | — | — |
| 0x64 | R/W | AuthenKey2 | Hex | 4 | 0x0000000 | Oxfffffff | — | — |
| 0x65 | R/W | AuthenKey1 | Hex | 4 | 0x00000000 | Oxfffffff | — | — |
| 0x66 | R/W | AuthenKey0 | Hex | 4 | 0x00000000 | Oxfffffff | — | — |
| 0x68 | R | SafetyAlert2 | Hex | 2 | 0x0000 | 0x000f | — | — |
| 0x69 | R | SafetyStatus2 | Hex | 2 | 0x0000 | 0x000f | — | — |




SLUS990-DECEMBER 2009

| SBS CMD | MODE | NAME | FORMAT | SIZE IN BYTES | MIN VALUE | MAX VALUE | DEFAULT | UNIT |
|------------|------|------------------------|------------------|------------------|--------------|--------------|---------|------|
| 0x6a | R | PFAlert2 | Hex | 2 | 0x0000 | 0x000f | _ | — |
| 0x6b | R | PFStatus2 | Hex | 2 | 0x0000 | 0x000f | — | — |
| 0x6c | R | ManufBlock1 | String | 20 | — | — | — | — |
| 0x6d | R | ManufBlock2 | String | 20 | — | — | — | — |
| 0x6e | R | ManufBlock3 | String | 20 | — | — | — | — |
| 0x6f | R | ManufBlock4 | String | 20 | - | — | — | — |
| 0x70 | R/W | ManufacturerInfo | String | 31+1 | _ | — | — | — |
| 0x71 | R/W | SenseResistor | Unsigned integer | 2 | 0 | 65,535 | — | μΩ |
| 0x72 | R | TempRange | Hex | 2 | — | — | — | — |
| 0x73 | R | LifetimeData1 | String | 32+1 | — | — | — | — |
| 0x74 | R | LifetimeData2 | String | 8+1 | — | — | — | — |
| 0x77 | R/W | DataFlashSubClassID | Hex | 2 | 0x0000 | Oxffff | — | — |
| 0x78 | R/W | DataFlashSubClassPage1 | Hex | 32 | — | — | — | — |
| 0x79 | R/W | DataFlashSubClassPage2 | Hex | 32 | — | — | — | — |
| 0x7a | R/W | DataFlashSubClassPage3 | Hex | 32 | — | — | — | — |
| 0x7b | R/W | DataFlashSubClassPage4 | Hex | 32 | _ | | _ | _ |
| 0x7c | R/W | DataFlashSubClassPage5 | Hex | 32 | — | | | — |
| 0x7d | R/W | DataFlashSubClassPage6 | Hex | 32 | _ | _ | _ | _ |
| 0x7e | R/W | DataFlashSubClassPage7 | Hex | 32 | — | | | _ |
| 0x7f | R/W | DataFlashSubClassPage8 | Hex | 32 | _ | — | _ | _ |



SLUS990-DECEMBER 2009

APPLICATION SCHEMATIC





6-Aug-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| BQ20Z65DBT-R1 | NRND | TSSOP | DBT | 44 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 20Z65 | |
| BQ20Z65DBTR-R1 | NRND | TSSOP | DBT | 44 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 20Z65 | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Aug-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| BQ20Z65DBTR-R1 | TSSOP | DBT | 44 | 2000 | 330.0 | 24.4 | 6.8 | 11.7 | 1.6 | 12.0 | 24.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ20Z65DBTR-R1 | TSSOP | DBT | 44 | 2000 | 367.0 | 367.0 | 45.0 |


DBT0044A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




DBT0044A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBT0044A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated