











bq51020, bq51021

SLUSBX1 -MAY 2014

bq5102x 5-W (WPC) Single-Chip Wireless Power Receiver

Features

- Robust 5-W Solution With 50% Lower Losses for Improved Thermals
 - Inductorless Receiver for Lowest Height Profile Solution
 - Adjustable Output Voltage (4.5 to 8 V) for Coil and Thermal Optimization
 - Fully Synchronous Rectifier With 96% Efficiency
 - 97% Efficient Post Regulator
 - 79% System Efficiency at 5 W
- WPC v1.1 Compliant Communication
- Patented Transmitter Pad Detect Function Improves User Experience
- Alignment Feature Through I²C Allows for User Training to Find Best Position on Surface of TX

Applications

- Smart Phones, Tablets, and Headsets
- Wi-Fi Hotspots
- **Power Banks**
- Other Handheld Devices

3 Description


The bq5102x device is a fully contained wireless power receiver capable of operating with the WPC v1.1 protocol which allows a wireless power system to deliver up to 5 W to the system when used with a Qi inductive transmitter. The bg5102x device provides a single device power conversion (rectification and regulation) as well as the digital control and communication for WPC specification. With marketleading efficiency and adjustable output voltage, the bq5102x device allows for unparalleled efficiency and allows system optimization. I²C also designers to implement interesting new features such as aligning a receiver on the transmitter surface, or detecting foreign objects on the receiver. The receiver allows for synchronous rectification, regulation and control and communication to all exist in a market leading form factor, efficiency, and solution size.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
bq51020	DCDCA (42)	3.60 × 2.89 mm ²		
bq51021	DSBGA (42)	3.60 × 2.69 IIIII		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



bq5102x System Efficiency 5-V Out






Table of Contents

1	Features 1	8.3 Feature Description 1
2	Applications 1	8.4 Device Functional Modes
3	Description 1	8.5 Register Maps2
4	Simplified Schematic 1	9 Applications and Implementation 2
5	Revision History2	9.1 Application Information2
6	Pin Configuration and Functions	9.2 Typical Applications2
7	_	10 Power Supply Recommendations 34
1	Specifications	11 Layout 3
	7.1 Absolute Maximum Ratings	11.1 Layout Guidelines
	7.2 Handling Ratings	11.2 Layout Example3
	7.3 Recommended Operating Conditions	12 Device and Documentation Support 3
		12.1 Related Links
		12.2 Trademarks
_	7.6 Typical Characteristics	12.3 Electrostatic Discharge Caution
8	Detailed Description	12.4 Glossary
	8.1 Overview	13 Mechanical, Packaging, and Orderable
	8.2 Functional Block Diagram 13	Information

5 Revision History

DATE	REVISION	NOTES	
May 2014	*	Initial release	






Device Comparison Table

Device Mode		More
bq51221	Dual (WPC v1.1, PMA)	Adjustable output voltage, highest system efficiency, I ² C
bq51021	WPC v1.1	Adjustable output voltage, highest system efficiency, I ² C
bq51020	WPC v1.1	Adjustable output voltage, highest system efficiency, standalone

6 Pin Configuration and Functions

YFP (42 PINS)



Pin Functions

	PIN	TYPE	DESCRIPTION	
NAME	NUMBER	ITFE	DESCRIPTION	
AC1	B1, B2, B3	I	AC input power from receiver resonant tank	
AC2	B4, B5, B6	I	AC input power from receiver resonant tank	
AD	E2	I	Adapter sense pin	
AD-EN	E3	0	ush-pull driver for dual PFET circuit that can pass AD input to the OUT pin; used for adapter mu: ontrol	
BOOT1 C1		0	Postetron congestors for driving the high side FETs of the synchronous rectifier	
BOOT2	C6	0	Bootstrap capacitors for driving the high-side FETs of the synchronous rectifier	
CLAMP1	E1	0	Open-drain FETs used to clamp the secondary voltage by providing low impedance across	
CLAMP2	E6	0	secondary	
COMM1	F1	0	Open drain FFTs used to communicate with primary by yearing reflected impedance	
COMM2	F6	0	Open-drain FETs used to communicate with primary by varying reflected impedance	
CM_ILIM	G3	ı	Enables or disables communication current limit; can be pulled high to disable or pull low enable communication current limit	
EN1	E4	ı	EN1 and EN2 are used for I ² C communication in bq5020. Ground if not needed. SCL and SDA are	
EN2	F4	ı	used in bq51021.	
FOD	F2	I	Input that is used for scaling the received power message	
ILIM	G2	I/O	Output current or overcurrent level programming pin	
OUT	D1, D2, D3, D4, D5, D6	0	Output pin, used to deliver power to the load	



Pin Functions (continued)

	PIN	TYPE	DESCRIPTION			
NAME	NUMBER	ITPE	DESCRIPTION			
PD_DET	G6	0	Open drain output that allows user to sense when receiver is on transmitter surface			
PGND	A1, A2, A3, A4, A5, A6	_	Power and logic ground			
RECT	C2, C3, C4, C5	0	Filter capacitor for the internal synchronous rectifier			
SCL	E4	I	SCL and SDA are used for I ² C communication in bq5021. Ground if not needed. EN1 and EN2 are			
SDA	F4	I	used in bq51020.			
TERM	F3	I	Unused. Float in all WPC receivers			
TMEM	G5	0	TMEM allows capacitor to be connected to GND so energy from transmitter ping can be stored to retain memory of state			
TS/CTRL	G4	I	Temperature sense. Can be pulled high to send end power transfer (EPT – charge complete) to TX. Can be pulled low to send EPT – Overtemperature			
VO_REG	G1	I	Sets the regulation voltage for output. Default value is 0.5 V			
VTSB	E5	I	Voltage bias for temperature sense			
WPG	F5	0	Open-drain output that allows user to sense when power is transferred to load			



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

	PIN	MIN	MAX	UNIT
Input voltage	AC1, AC2	-0.8	20	
	RECT, COMM1, COMM2, OUT, , CLAMP1, CLAMP2, WPG, PD_DET	-0.3	20	
	AD, AD-EN	-0.3	30	V
	BOOT1, BOOT2	-0.3	20	
	SCL, SDA, TERM, CM_ILIM, FOD, TS/CTRL, ILIM, TMEM, VTSB, VO_REG, LPRBEN	-0.3	7	
Input current	AC1, AC2 (RMS)	2.5		Α
Output current	OUT	1.5		Α
Output sink current	WPG, PD_DET	15		mA
Output sink current	COMM1, COMM2	1.0		Α
T _J , junction temperature		-40	150	°C

⁽¹⁾ All voltages are with respect to the PGND pin, unless otherwise noted.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temp	erature range	-65	150	°C
v (1)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins $^{(2)}$, 100 pF, 1.5 k Ω	-2	2	kV
V _{ESD} (1)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)	-500	500	V

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{RECT}	RECT voltage	4.0	10.0	V
I _{OUT}	Output current		1.0	Α
I _{AD-EN}	Sink current		1	mA
I _{COMM}	COMMx sink current		500	mA
TJ	Junction temperature	0	125	°C

⁽²⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

³⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

TEXAS INSTRUMENTS

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	bq5102x	LINUT
	THERMAL METRIC	YFP (42 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	49.7	
R ₀ JC(top)	Junction-to-case (top) thermal resistance (3)	0.2	
$R_{\theta JB}$	Junction-to-board thermal resistance (4)	6.1	°C/W
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	1.4	
ΨЈВ	Junction-to-board characterization parameter (6)	6.0	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θJA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $R_{\theta JA}$, using a procedure described in JESD51-2a (sections 6 and 7).



7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) , $I_{LOAD} = I_{OUT}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{UVLO}	Undervoltage lockout	V _{RECT} : 0 to 3 V		2.8	2.9	V
V _{HYS-UVLO}	Hysteresis on UVLO	V _{RECT} : 3 to 2 V		393		mV
V _{RECT-OVP}	Input overvoltage threshold	V _{RECT} : 5 to 16 V	14.6	15.1	15.6	V
V _{HYS-OVP}	Hysteresis on OVP	V _{RECT} : 16 to 5 V		1.5		V
V _{RECT(REG)}	Voltage at RECT pin set by communication with primary		V _{OUT} + 0.120		V _{OUT} + 2.0	V
/ _{RECT(TRACK)}	V _{RECT} regulation above V _{OUT}	V _{ILIM} = 1.2 V		140		mV
LOAD-HYS	I _{LOAD} hysteresis for dynamic V _{RECT} thresholds as a % of I _{ILIM}	I _{LOAD} falling		4		
V _{RECT-DPM}	Rectifier under voltage protection, restricts I _{OUT} at V _{RECT-DPM}		3	3.1	3.2	V
V _{RECT-REV}	Rectifier reverse voltage protection with a supply at the output	$V_{RECT-REV} = V_{OUT} - V_{RECT},$ $V_{OUT} = 10 \text{ V}$		8.8	9.2	V
QUIESCENT C	URRENT					
OUT(standby)	Quiescent current at the output when wireless power is disabled	V _{OUT} ≤ 5 V, 0°C ≤ T _J ≤ 85°C		20	35	μΑ
LIM SHORT CI	RCUIT					
R _{ILIM-SHORT}	Highest value of R _{ILIM} resistor considered a fault (short). Monitored for I _{OUT} > 100 mA	R _{ILIM} : 200 to 50 Ω. I _{OUT} latches off, cycle power to reset		209	235	Ω
DGL-Short	Deglitch time transition from ILIM short to I _{OUT} disable			1		ms
LIM_SC	I _{LIM-SHORT,OK} enables the ILIM short comparator when I _{OUT} is greater than this value	I _{LOAD} : 0 to 200 mA	110	125	140	mA
LIM-SHORT,OK HYSTERESIS	Hysteresis for I _{LIM} - SHORT,OK comparator	I _{LOAD} : 200 to 0 mA		20		mA
OUT-CL	Maximum output current limit	Maximum I _{LOAD} that can be delivered for 1 ms when ILIM is shorted		3.7		Α
DUTPUT						
/	Feedback voltage set	I _{LOAD} = 1000 mA	0.4950	0.5013	0.5075	V
V _{O_REG}	point	I _{LOAD} = 1 mA	0.4951	0.5014	0.5076	V
$\zeta_{\rm ILIM}$	Current programming factor for hardware short circuit protection	$R_{ILIM} = K_{ILIM} / I_{ILIM}$, where I_{ILIM} is the hardware current limit $I_{OUT} = 850 \text{ mA}$		842		ΑΩ
OUT_RANGE	Current limit programming range				1500	mA
		I _{OUT} ≥ 320 mA		I _{OUT} – 50		
СОММ	Output current limit during communication	100 mA ≤ I _{OUT} < 320 mA I _{OUT} < 100 mA		I _{OUT} + 50		mA
HOLD-OFF	Hold off time for the communication current limit during startup	7001 - 199		1		s

INSTRUMENTS

Electrical Characteristics (continued)

over operating	free-air temperature range	(unless otherwise noted) , I_{LOAI}	_D = I _{OUT}			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TS/CTRL						
$V_{TS-Bias}$	TS bias voltage (internal)	I _{TS-Bias} < 100 μA and communication is active (periodically driven, see t _{TS/CTRL-Meas})		1.8		V
V _{CTRL-HI}	CTRL pin threshold for a high	V _{TS/CTRL} : 50 to 150 mV	90	105	120	mV
T _{TS/CTRL-Meas}	Time period of TS/CTRL measurements, when TS is being driven	TS bias voltage is only driven when power packets are sent			1700	ms
V _{TS-HOT}	Voltage at TS pin when device shuts down			0.38		V
THERMAL PRO	DTECTION					
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
OUTPUT LOGI	C LEVELS ON WPG	 				
V _{OL}	Open drain WPG pin	I _{SINK} = 5 mA			550	mV
I _{OFF,STAT}	WPG leakage current when disabled	V _{WPG} = 20 V			1	μΑ
COMM PIN					*	
R _{DS-ON(COMM)}	COMM1 and COMM2	V _{RECT} = 2.6 V		1.0		Ω
f _{COMM}	Signaling frequency on COMMx pin for WPC			2.00		Kb/s
I _{OFF,COMM}	COMMx pin leakage current	V _{COMM1} = 20 V, V _{COMM2} = 20 V			1	μΑ
CLAMP PIN						
R _{DS-ON(CLAMP)} ADAPTER ENA	CLAMP1 and CLAMP2			0.5		Ω
	V _{AD} rising threshold					
V_{AD-EN}	voltage	V _{AD} 0 V to 5 V	3.5	3.6	3.8	V
V _{AD-EN-HYS}	V _{AD-EN} hysteresis	V _{AD} 5 V to 0 V		450		mV
I_{AD}	Input leakage current	V _{RECT} = 0 V, V _{AD} = 5 V			50	μΑ
R _{AD_EN-OUT}	Pullup resistance from AD- EN to OUT when adapter mode is disabled and V _{OUT} > V _{AD}	V _{AD} = 0 V, V _{OUT} = 5 V		230	350	Ω
	Voltage difference	V _{AD} = 5 V, 0°C ≤ T _J ≤ 85°C	4	4.5	5	V
V_{AD_EN-ON}	between V _{AD} and V _{AD-EN} when adapter mode is enabled	V _{AD} = 9 V, 0°C ≤ T _J ≤ 85°C	3	6	7	V
SYNCHRONOU						
I _{SYNC-EN}	I _{OUT} at which the synchronous rectifier enters half synchronous mode	I _{OUT} : 200 to 0 mA		100		mA
I _{SYNC-EN-HYST}	Hysteresis for I _{OUT,RECT-EN} (full-synchronous mode enabled)	I _{OUT} 0 to 200 mA		40		mA
V _{HS-DIODE}	High-side diode drop when the rectifier is in half synchronous mode	$I_{AC\text{-VRECT}}$ = 250 mA, and T_J = 25°C		0.7		V

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated




Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted) , $I_{LOAD} = I_{OUT}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I ² C (ONLY FO	OR bq51021)					
V _{IL}	Input low threshold level SDA	V(PULLUP) = 1.8 V, SDA			0.4	V
V _{IH}	Input high threshold level SDA	V(PULLUP) = 1.8 V, SDA	1.4			V
V _{IL}	Input low threshold level SCL	V(PULLUP) = 1.8 V, SCL			0.4	V
V _{IH}	Input high threshold level SCL	V(PULLUP) = 1.8 V, SCL	1.4			V
I ² C speed		Typical		100		kHz

TEXAS INSTRUMENTS

7.6 Typical Characteristics





8 Detailed Description

8.1 Overview

WPC-based wireless power systems consist of a charging pad (primary, transmitter) and the secondary-side equipment (receiver). There are coils placed in the charging pad and secondary equipment, which magnetically couple to each other when the receiver is placed on the transmitter. Power is transferred from the primary to the secondary by transformer action between the coils. The receiver can achieve control over the amount of power transferred by requesting the transmitter to change the field strength by changing the frequency, or duty cycle, or voltage rail energizing the primary coil.

The receiver equipment communicates with the primary by modulating the load seen by the primary. This load modulation results in a change in the primary coil current or primary coil voltage, or both, which is measured and demodulated by the transmitter.

A WPC system communication is digital — packets are transferred from the secondary to the primary. Differential bi-phase encoding is used for the packets. The bit rate is 2 kb/s. Various types of communication packets are defined. These include identification and authentication packets, error packets, control packets, power usage packets, and end power transfer packets, among others.




Figure 7. Dual Mode Wireless Power System Indicating the Functional Integration of the bq5102x Family

The bq5102x device integrates fully-compliant WPC v1.1 communication protocol in order to streamline the wireless power receiver designs (no extra software development required). Other unique algorithms such as *Dynamic Rectifier Control* are integrated to provide best-in-class system efficiency while keeping the smallest solution size of the industry.

As a WPC system, when the receiver (shown in Figure 7) is placed on the charging pad, the secondary coil couples to the magnetic flux generated by the coil in the transmitter, which consequently induces a voltage in the secondary coil. The internal synchronous rectifier feeds this voltage to the RECT pin, which in turn feeds the LDO which feeds the output.

TEXAS INSTRUMENTS


Overview (continued)

The bq5102x device identifies itself to the primary using the COMMx pins, switching on and off the COMM FETs, and hence switching in and out COMM capacitors. If the authentication is successful, the primary remains powered-up. The bq5102x device measures the voltage at the RECT pin, calculates the difference between the actual voltage and the desired voltage $V_{RECT(REG)}$, and sends back error packets to the transmitter. This process goes on until the input voltage settles at $V_{RECT(REG)}$ MAX. During a load change, the dynamic rectifier algorithm sets the targets specified by targets between $V_{RECT(REG)}$ MAX and $V_{RECT(REG)}$ MIN shown in Table 1. This algorithm enhances the transient response of the power supply while still allowing for very high efficiency at high loads.

After the voltage at the RECT pin is at the desired value, an internal pass FET (LDO) is enabled. The voltage control loop ensures that the output voltage is maintained at $V_{OUT(REG)}$, powering the downstream charger. The bq5102x device meanwhile continues to monitor the RECT voltage, and keeps sending control error packets (CEP) to the primary on average every 250 ms. If a large transient occurs, the feedback to the primary speeds up to 32-ms communication periods to converge on an operating point in less time.



8.2 Functional Block Diagram



TEXAS INSTRUMENTS

8.3 Feature Description

8.3.1 Dynamic Rectifier Control

The *Dynamic Rectifier Control* algorithm offers the end-system designer optimal transient response for a given maximum output current setting. This is achieved by providing enough voltage headroom across the internal regulator (LDO) at light loads in order to maintain regulation during a load transient. The WPC system has a relatively slow global feedback loop where it can take up to 150 ms to converge on a new rectifier voltage target. Therefore, a transient response is dependent on the loosely coupled transformer's output impedance profile. The *Dynamic Rectifier Control* allows for a 1.5-V change in rectified voltage before the transient response is observed at the output of the internal regulator (output of the bq5102x device). A 1-A application allows up to a 2- Ω output impedance. The *Dynamic Rectifier Control* behavior is illustrated in Figure 12.

8.3.2 Dynamic Power Scaling

The *Dynamic Power Scaling* feature allows for the loss characteristics of the bq5102x device to be scaled based on the maximum expected output power in the end application. This effectively optimizes the efficiency for each application. This feature is achieved by scaling the loss of the internal LDO based on a percentage of the maximum output current. Note that the maximum output current is set by the K_{ILIM} term and the R_{ILIM} resistance (where $R_{ILIM} = K_{ILIM} / I_{ILIM}$). The flow diagram in Figure 12 shows how the rectifier is dynamically controlled (*Dynamic Rectifier Control*) based on a fixed percentage of the I_{ILIM} setting. Table 1 summarizes how the rectifier behavior is dynamically adjusted based on two different R_{ILIM} settings. Table 1 shows I_{MAX} , which is typically lower than I_{ILIM} (about 20% lower). See section *RILIM Calculations* about setting the ILIM resistor for more details.

Table 1. Dynamic Rectifier Regulation

Output Current Percentage	$R_{ILIM} = 1400 \Omega$ $I_{MAX} = 0.5 A$	$R_{ILIM} = 700 \Omega$ $I_{MAX} = 1.0 A$	V _{RECT}
0 to 10%	0 to 0.05 A	0 to 0.1 A	V _{OUT} + 2.0
10 to 20%	0.05 to 0.1 A	0.1 to 0.2 A	V _{OUT} + 1.68
20 to 40%	0.1 to 0.2 A	0.2 to 0.4 A	V _{OUT} + 0.56
> 40%	> 0.2 A	> 0.4 A	V _{OUT} + 0.12

Table 1 shows the shift in the *Dynamic Rectifier Control* behavior based on the two different R_{ILIM} settings. With the rectifier voltage (V_{RECT}) as the input to the internal LDO, this adjustment in the *Dynamic Rectifier Control* thresholds dynamically adjusts the power dissipation across the LDO where,

$$P_{DIS} = (V_{RECT} - V_{OUT}) \cdot I_{OUT}$$
(1)

Figure 21 shows how the system efficiency is improved due to the *Dynamic Power Scaling* feature. Note that this feature balances efficiency with optimal system transient response.

8.3.3 VO_REG Calculations

The bq5102x device allows the designer to set the output voltage by setting a feedback resistor divider network from the OUT pin to the VO_REG pin, as seen in Figure 8. The resistor divider network should be chosen so that the voltage at the VO_REG pin is 0.5 V at the desired output voltage. For the device bq51021 which has I²C enabled, this applies to the default I²C code for VO_REG shown in I²C register in Figure 8.

Submit Documentation Feedback






Figure 8. VO REG Network

Choose the desired output voltage V_{OUT} and R₆:

$$K_{VO} = \frac{0.5 \text{ V}}{V_{OUT}} \tag{2}$$

$$R_6 = \frac{K_{VO} \times R_7}{1 - K_{VO}} \tag{3}$$

8.3.4 RILIM Calculations

The bq5102x device includes a means of providing hardware overcurrent protection (I_{ILIM}) through an analog current regulation loop. The hardware current limit provides an extra level of safety by clamping the maximum allowable output current (for example, current compliance). The R_{ILIM} resistor size also sets the thresholds for the dynamic rectifier levels providing efficiency tuning per each application's maximum system current. The calculation for the total R_{ILIM} resistance is as follows:

$$R_{ILIM} = K_{ILIM} / I_{ILIM}$$
 (4)

$$R_1 = R_{ILIM} - R_{FOD}$$
 (5)

 R_{ILIM} allows for the ILIM pin to reach 1.2 V at an output current equal to I_{ILIM} . When choosing R_{ILIM} , two options are possible.

If the user's application requires an output current equal to or greater than the external I_{ILIM} that the circuit is designed for (input current limit on the charger where the receiver device is tied higher than the external I_{IIIM}), ensure that the downstream charger is capable of regulating the voltage of the input into which the receiver device output is tied to by lowering the amount of current being drawn. This ensures that the receiver output does not drop to 0. Such behavior is referred to as VIN DPM in TI chargers. Unless such behavior is enabled on the charger, the charger will pull the output of the receiver device to ground when the receiver device enters current regulation. If the user's applications are designed to extract less than the I_{ILIM} (1-A maximum), typical designs should leave a design margin of at least 10%, so that the voltage at ILIM pin reaches 1.2 V when 10% more than maximum current is drawn from the output. Such a design would have input current limit on the charger lower than the external ILIM of the receiver device. In both cases, the charger must be capable of regulating the current drawn from the device to allow the output voltage to stay at a reasonable value. This same behavior is also necessary during the WPC communication. The following calculations show how such a design is achieved:

$$R_{ILIM} = K_{ILIM} / (1.1 \times I_{ILIM})$$

$$R_1 = R_{ILIM} - R_{FOD}$$
(6)

where I_{LIM} is the hardware current limit

When referring to the application diagram shown in Typical Applications, RILIM is the sum of the R1 and RFOD resistance (that is, the total resistance from the ILIM pin to GND). R_{FOD} is chosen according to the application. The tool for calculating R_{FOD} can be obtained by contacting your TI representative. Use R_{FOD} to allow the receiver implementation to comply with WPC v1.1 requirements related to received power accuracy. For the device bq51021 which has I²C enabled, this applies to the default I²C code for IO REG (100%) shown in I²C register in Figure 8.



8.3.5 Adapter Enable Functionality

The bq5102x device can also help manage the multiplexing of adapter power to the output and can turn off the TX when the adapter is plugged in and is above the V_{AD-EN}. After the adapter is plugged in and the output turns off, the RX device sends an EOC to the TX. In this case, the AD_EN pins are then pulled to approximately 4 V below AD, which allows the device turn on the back-to-back PMOS connected between AD and OUT (Figure 28).

Both the AD and AD-EN pins are rated at 30 V, while the OUT pin is rated at 20 V. It must also be noted that it is required to connect a back-to-back PMOS between AD and OUT so that voltage is blocked in both directions. Also, when AD mode is enabled, no load can be pulled from the RECT pin as this could cause an internal device overvoltage in the bg5102x device.

For the device bq51021, the wired power will always take priority over wireless power, and thus when the adapter is plugged in, the device will first send an EPT to the TX and then will send allow for up to 30 ms after disabling the output allowing the WPG to go high impedance. It will then allow the wired power to be delivered to the output by pulling the AD_EN below the AD pin to allow the adapter power to be passed on the output.

For the device bq51020, the EN1 and EN2 pins will determine the preference of wired or wireless power. Table 2 shows the EN1 and EN2 state and the corresponding device selection.

EN1	EN2	Adapter Insert	AD_EN	EPT Message	Preference
0	0	5 V	V _{AD} – 4 V	EPT 0x00	Wired preference
0	1	5 V	V _{OUT} / V _{AD}	No EPT	Wireless preference
1	0	5 V	V _{AD} – 4 V	EPT 0x00	Wired preference ⁽¹⁾
1	1	5 V	V _{OUT} / V _{AD}	EPT 0x00	Neither wired nor wireless ⁽¹⁾

Table 2. Adapter Functionality EN1 and EN2

8.3.6 Turning Off the Transmitter

WPC v1.1 specification allows the receiver to turn off the transmitter and put the system in a low-power standby mode. There are two different ways to accomplish this with the bq5102x device. The first method is by using the TS/CTRL pin. By pulling the pin high or low, EPT can be sent to the transmitter.

Pulling the TS/CTRL pin high will send EPT (code 0x01), which corresponds to charge complete. The transmitter will then respond to this EPT code as per the transmitter's design. After this EPT code is sent, some transmitters will then periodically check to make sure that the receiver is not looking for a refresh charge on the battery. The period of how often the transmitter checks varies based on the transmitter design. The transmitter will use the digital ping or a shortened version of it to check the receiver status. It is this energy on the digital ping that the receiver uses to indicate whether it is still sitting on the transmitter surface by storing the energy from the digital ping on the capacitor attached to the TMEM pin. The cap voltage (determined by the periodicity of the digital ping and the bleed off resistor attached in parallel to the TMEM cap) determine when the receiver indicates that it is no longer on the surface of the transmitter by allowing the PD_DET pin to go high impedance.

The TS/CTRL pin can also be pulled low. This will allow the receiver to determine that the host processor would like to shut down the transmitter because of thermal reasons. Therefore, the receiver will send EPT (code 0x03) indicating an overtemperature event.

8.3.6.1 End Power Transfer (EPT)

The WPC allows for a special command to terminate power transfer from the TX termed EPT packet. The v1.1 specifies the following reasons and their responding data field value in Table 3.

 Reason
 Value
 Condition (1)

 Unknown
 0x00
 AD > 3.6 V

 Charge complete
 0x01
 TS/CTRL > 1.4V

Table 3. End Power Transfer Codes in WPC

 The Condition column corresponds to the case where the bq5102x device will send the WPC EPT command.

Submit Documentation Feedback

⁽¹⁾ Only valid when wireless power is present.



Reason	Value	Condition ⁽¹⁾
Internal fault	0x02	$T_J > 150$ °C or $R_{ILIM} < 100 \Omega$
Over temperature	0x03	TS < V _{HOT} , or TS/CTRL < 100 mV
Over voltage	0x04	V _{RECT} target does not converge and stays higher or lower than target
Battery failure	0x06	Not sent
Reconfigure	0x07	Not sent
No response	0x08	Not sent

8.3.7 Communication Current Limit

Communication current limit is a feature that allows for error free communication to happen between the RX and TX in the WPC mode. This is done by decoupling the coil from the load transients by limiting the output current during communication with the TX. The communication current limit is set according to the Table 4. The communication current limit can be disabled by pulling CM_ILIM pin high (> 1.4 V) or enabled by pulling the CM_ILIM pin low. There is an internal pulldown that enables communication current limit when the CM_ILIM pin is left floating.

Table 4. Communication Current Limit

I _{OUT}	Communication Current Limit	
0 mA < I _{OUT} < 100 mA	None	
100 mA < I _{OUT} < 320 mA	I _{OUT} + 50 mA	
320 mA < I _{OUT} < Max current	I _{OUT} – 50 mA	

When the communication current limit is enabled, the amount of current that the load can draw is limited. If the charger in the system does not have a VIN-DPM feature, the output of the receiver will collapse if communication current limit is enabled. To disable communication current limit, pull CM ILIM pin high.

8.3.8 PD DET and TMEM

 $\overline{\text{PD_DET}}$ is an open-drain pin that goes low based on the voltage of the TMEM pin. When the voltage of TMEM is higher than 1.6 V, $\overline{\text{PD_DET}}$ will be low. The voltage on the TMEM pin depends on capturing the energy from the digital ping from the transmitter and storing it on the C_5 capacitor in Figure 9. After the receiver sends an EPT (charge complete), the transmitter shuts down and goes into a low-power mode. After this EPT code is sent, some transmitters will then periodically check to make sure that the receiver is not looking for a refresh charge on the battery. The period of how often the transmitter checks varies based on the transmitter design. The transmitter will use the digital ping or a shortened version of it to check the receiver status. It is this energy on the digital ping that the receiver uses to indicate whether it is still sitting on the transmitter surface by storing the energy from the digital ping on the capacitor attached to the TMEM pin. The cap voltage (determined by the periodicity of the digital ping and the bleed off resistor attached in parallel to the TMEM cap) determine when the receiver indicates that it is no longer on the surface of the transmitter by allowing the $\overline{\text{PD_DET}}$ pin to go high impedance. The energy from the digital ping can be stored on the TMEM pin until the next digital ping refreshes the capacitor. A bleedoff resistor R_{MEM} can be chosen in parallel with C_5 that sets the time constant so that the TMEM pin will fall below 1.6 V once the next ping timer expires. The duration between digital pings is indeterminate and depends on each transmitter manufacturer.




Figure 9. TMEM Configuration

Set capacitor on C_5 = TMEM to 2.2 μ F. Resistor R_{MEM} across C_5 can be set by understanding the duration between digital pings (tping). Set the resistor such that:

Product Folder Links: bg51020 bg51021

$$R_{MEM} = \frac{tping}{4 \times C_5} \tag{8}$$

PD_DET typically requires a pullup resistor to an external source. The choice of the pullup resistor determines load regulation; the suggested values for the pullup resistor are between 5.6 and 100 k Ω . The higher values offer better load regulation.

8.3.9 TS/CTRL

The bq5102x device includes a ratio metric external temperature sense function. The temperature sense function has a low ratio metric threshold which represents a hot condition. TI recommends an external temperature sensor in order to provide safe operating conditions for the receiver product. This pin is best used for monitoring the surface that can be exposed to the end user (for example, place the negative temperature coefficient (NTC) resistor closest to the user touch point on the back cover). A resistor in series or parallel can be inserted to adjust the NTC to match the trip point of the device. The implementation in Figure 10 shows the series-parallel resistor implementation for setting the threshold at which V_{TS-HOT} is reached. Once the V_{TS-HOT} threshold is reached, the device will send an EPT – overtemperature signal for a WPC transmitter.




Figure 10. NTC Resistor Setup

Figure 10 shows a parallel resistor setup that can be used to adjust the trip point of $V_{TS\text{-HOT}}$. $T_{S\text{-HOT}}$ is VS. After the NTC is chosen and R_{NTCHOT} at $V_{TS\text{-HOT}}$ is determined from the data sheet of the NTC, Equation 9 can be used to calculate R_1 and R_3 . In many cases depending on the NTC resistor, R_1 or R_3 can be omitted. To omit R_1 , set R_1 to 0, and to omit R_3 , set R_3 to 10 M Ω .

$$T_{S-HOT} = 1.8 \text{ V} \times \frac{\left(R_{NTCHOT} + R_{1}\right) \times R_{3} \div \left(\left(R_{NTCHOT} + R_{1}\right) + R_{3}\right)}{\left(R_{NTCHOT} + R_{1}\right) \times R_{3} \div \left(\left(R_{NTCHOT} + R_{1}\right) + R_{3}\right) + R_{2}}$$
(9)

8.3.10 I²C Communication

Only bq51021


The bq5102x device allows for I²C communication with the internal CPU. In case the I²C is not used, ground SCL and SDA. See *Register Maps* for more information.

8.3.11 Input Overvoltage

If the input voltage suddenly increases in potential for some condition (for example, a change in position of the equipment on the charging pad), the voltage-control loop inside the bq5102x device becomes active, and prevents the output from going beyond $V_{OUT(REG)}$. The receiver then starts sending back error packets every 30 ms until the input voltage comes back to an acceptable level, and then maintains the error communication every 250 ms.

Submit Documentation Feedback

STRUMENTS





If the input voltage increases in potential beyond $V_{RECT-OVP}$, the device switches off the LDO and informs the primary to bring the voltage back to $V_{RECT(REG)}$. In addition, a proprietary voltage protection circuit is activated by means of C_{CLAMP1} and C_{CLAMP2} that protects the device from voltages beyond the maximum rating of the device.

8.4 Device Functional Modes

At startup operation, the bq5102x device must comply with proper handshaking to be granted a power contract from the WPC transmitter. The transmitter initiates the handshake by providing an extended digital ping after analog ping detects an object on the transmitter surface. If a receiver is present on the transmitter surface, the receiver then provides the signal strength, configuration, and identification packets to the transmitter (see volume 1 of the WPC specification for details on each packet). These are the first three packets sent to the transmitter. The only exception is if there is a true shutdown condition on the AD, or TS/CTRL pins where the receiver shuts down the transmitter immediately. See Table 3 for details. After the transmitter has successfully received the signal strength, configuration, and identification packets, the receiver is granted a power contract and is then allowed to control the operating point of the power transfer. With the use of the bq5102x device *Dynamic Rectifier Control* algorithm, the receiver will inform the transmitter to adjust the rectifier voltage approximately 8V prior to enabling the output supply. This method enhances the transient performance during system startup. For the startup flow diagram details, see Figure 11.

▼ Instruments

Device Functional Modes (continued)




Figure 11. Wireless Power Startup Flow Diagram on WPC TX

After the startup procedure is established, the receiver will enter the active power transfer stage. This is considered the main loop of operation. The *Dynamic Rectifier Control* algorithm determines the rectifier voltage target based on a percentage of the maximum output current level setting (set by K_{ILIM} and the R_{ILIM}). The receiver will send control error packets in order to converge on these targets. As the output current changes, the rectifier voltage target dynamically changes. As a note, the feedback loop of the WPC system is relatively slow, it can take up to 150 ms to converge on a new rectifier voltage target. It should be understood that the instantaneous transient response of the system is open loop and dependent on the receiver coil output impedance at that operating point. The main loop also determines if any conditions in Table 3 are true in order to discontinue power transfer. Figure 12 shows the active power transfer loop.



Device Functional Modes (continued)




Figure 12. Active Power Transfer Flow Diagram on WPC

8.5 Register Maps

Locations 0x01 and 0x02 can be written to any time. Locations 0xE0 to 0xFF are only functional when $V_{RECT} > V_{UVLO}$. When V_{RECT} goes below V_{UVLO} , locations 0xE0 to 0xFF are reset.

Table 5. Wireless Power Supply Current Register 1 (READ / WRITE)

	Memory Location: 0x01, Default State: 00000001				
BIT	NAME	READ / WRITE	FUNCTION		
B7 (MSB)		Read / Write	Not used		
В6		Read / Write	Not used		
B5		Read / Write	Not used		
B4		Read / Write	Not used		
В3		Read / Write	Not used		
B2	V_{OREG2}	Read / Write	450, 500, 550, 600, 650, 700, 750, or 800 mV		
B1	V _{OREG1}	Read / Write	Changes VO_REG target		
В0	V_{OREG0}	Read / Write	Default value 001		

Table 6. Wireless Power Supply Current Register 2 (READ / WRITE)

	Memory Location: 0x02, Default State: 00000111				
BIT	NAME	READ / WRITE	FUNCTION		
B7 (MSB)	JEITA	Read / Write	Not used		
В6		Read / Write	Not used		
B5	I _{TERM2}	Read / Write			
B4	I _{TERM1}	Read / Write	Not used for bq5102x		
В3	I _{TERMO}	Read / Write			
B2	I _{OREG2}	Read / Write	10%, 20%, 30%, 40%, 50%, 60%, 90%, and 100% of I _{II IM} current		
B1	I _{OREG1}	Read / Write	based on configuration		
В0	I _{OREG0}	Read / Write	000, 001,111		

Table 7. I²C Mailbox Register (READ / WRITE)

	Memory Location: 0xE0, Reset State: 10000000				
BIT	NAME	READ / WRITE	FUNCTION		
В7	USER_PKT_DONE	Read	Set bit to 0 to send proprietary packet with header in 0xE2. CPU checks header to pick relevant payload from 0xF1 to 0xF4 This bit will be set to 1 after the user packet with the header in register 0xE2 is sent.		
B6	USER_PKT_ERR	Read	00 = No error in sending packet		
B5			01 = Error: no transmitter present 10 = Illegal header found (packet will not be sent) 11 = Error: not defined yet		
B4	FOD Mailer	Read / Write	Not used		
В3	ALIGN Mailer	Read / Write	Setting this bit to 1 will enable alignment aid mode where the CEP = 0 will be sent until this bit is set to 0 (or CPU reset occurs) – see register 0xED		
B2	FOD Scaler	Read / Write	Not used		
B1	Reserved	Read / Write			
В0	Reserved	Read / Write			

Product Folder Links: bq51020 bq51021

STRUMENTS



Table 8. Wireless Power Supply FOD RAM (READ / WRITE)

Memory Location: 0xE1, Reset State: 00000000 ⁽¹⁾						
BIT	NAME	READ / WRITE	FUNCTION	FUNCTION		
B7 (MSB)	ESR_ENABLE	Read / Write	Enables I ² C based ESR in re	Enables I ² C based ESR in received power, Enable = 1, Disable = 0		
B6	OFF_ENABLE	Read / Write	Enables I ² C based offset po	wer, Enable = 1, Disable = 0		
B5	Ro _{FOD5}	Read / Write	000 – 0 mW	101 – +195 mW		
B4	Ro _{FOD4}	Read / Write	001 – +39 mW 010 – +78 mW	110 – +234 mW 111 – +273 mW		
В3	Ro _{FOD3}	Read / Write	010 - +78 mW 011 - +117 mW 100 - +156 mW	The value is added to received power message		
B2	Rs _{FOD2}	Read / Write	000 – ESR	101 – Not used		
B1	Rs _{FOD1}	Read / Write	001 – ESR 010 – ESR × 2	110 – Not used 111 – ESR/2		
В0	Rs _{FOD0}	Read / Write	011 – ESR × 3 100 – ESR × 4	25.02		

⁽¹⁾ A non-zero value will change the I^2R calculation resistor and offset in the received power calculation by a factor shown in the table.

Table 9. Wireless Power User Header RAM (WRITE)

<u>`</u>				
Memory Location: 0xE2, Reset State: 00000000 ⁽¹⁾				
BIT	READ / WRITE			
B7 (MSB)	Read / Write			
B6	Read / Write			
B5	Read / Write			
B4	Read / Write			
B3	Read / Write			
B2	Read / Write			
B1	Read / Write			
В0	Read / Write			

⁽¹⁾ Must write a valid header to enable proprietary package. As soon as mailer (0xE0) is written, payload bytes are sent on the next available communication slot as determined by CPU. After payload is sent, the mailer (USER_PKT_DONE) is set to 1.

Table 10. Wireless Power USER V_{RECT} Status RAM (READ)⁽¹⁾

Memory Location: 0xE3, Reset State: 00000000 Range – 0 to 12 V This register reads back the V _{RECT} voltage with LSB = 46 mV						
BIT	BIT NAME READ / WRITE FUNCTION					
B7 (MSB)	V _{RECT7}	Read				
B6	V _{RECT6}	Read				
B5	V _{RECT5}	Read				
B4	V _{RECT4}	Read	LSB = 46 mV			
В3	V _{RECT3}	Read	LSB = 46 IIIV			
B2	V _{RECT2}	Read				
B1	V _{RECT1}	Read				
В0	V _{RECT0}	Read				

⁽¹⁾ V_{RECT} is above UVLO.

Table 11. Wireless Power V_{OUT} Status RAM (READ)⁽¹⁾

Memory Location: 0xE4, Reset State: 00000000 This register reads back the V _{OUT} voltage with LSB = 46 mV										
BIT	BIT NAME Read / Write									
B7 (MSB)	VOUT7	Read / Write								
B6	VOUT6	Read / Write								
B5	VOUT5	Read / Write								
B4	VOUT4	Read / Write	L CD 4C ***\/							
В3	VOUT3	Read / Write	LSB = 46 mV							
B2	VOUT2	Read / Write								
B1	VOUT1	Read / Write								
В0	VOUT0	Read / Write								

⁽¹⁾ Ouput is enabled.

Table 12. Wireless Power REC PWR Most Significant Byte Status RAM (READ)

Memory Location: 0xE8, Reset State: 00000000 This register reads back the received power with LSB = 39 mW								
BIT Read / Write								
B7 (MSB)	Read / Write							
B6	Read / Write							
B5	Read / Write							
B4	Read / Write							
B3	Read / Write							
B2	Read / Write							
B1	Read / Write							
В0	Read / Write							

Table 13. Wireless Power Prop Packet Payload RAM Byte 0 (WRITE)

Memory Location: 0xF1, Reset State: 00000000								
BIT	Read / Write							
B7 (MSB)	Read / Write							
B6	Read / Write							
B5	Read / Write							
B4	Read / Write							
B3	Read / Write							
B2	Read / Write							
B1	Read / Write							
В0	Read / Write							

Table 14. Wireless Power Prop Packet Payload RAM Byte 1 (WRITE)

Memory Location: 0xF2, Reset State: 00000000									
BIT Read / Write									
B7 (MSB)	Read / Write								
B6	Read / Write								
B5	Read / Write								
B4	Read / Write								

Submit Documentation Feedback

STRUMENTS



Table 14. Wireless Power Prop Packet Payload RAM Byte 1 (WRITE) (continued)

Memory Location: 0xF2, Reset State: 00000000								
BIT Read / Write								
В3	Read / Write							
B2	Read / Write							
B1	Read / Write							
B0	Read / Write							

Table 15. Wireless Power Prop Packet Payload RAM Byte 2 (WRITE)

Memory Location: 0xF3, Reset State: 00000000									
BIT	Read / Write								
B7 (MSB)	Read / Write								
B6	Read / Write								
B5	Read / Write								
B4	Read / Write								
В3	Read / Write								
B2	Read / Write								
B1	Read / Write								
В0	Read / Write								

Table 16. Wireless Power Prop Packet Payload RAM Byte 3 (WRITE)

Memory Location: 0xF4, Reset State: 00000000									
BIT	Read / Write								
B7 (MSB)	Read / Write								
B6	Read / Write								
B5	Read / Write								
B4	Read / Write								
B3	Read / Write								
B2	Read / Write								
B1	Read / Write								
В0	Read / Write								

9 Applications and Implementation

9.1 Application Information

The bq5102x device complies with the WPC v1.1 standard. There are several tools available for the design of the system. These tools may be obtained by checking the product page at www.ti.com. The following sections detail how to design a WPC v1.1 mode RX system.

9.2 Typical Applications

9.2.1 WPC Power Supply 5-V Output With 1-A Maximum Current and I²C




Figure 13. WPC 5-W Schematic Using bq5102x

INSTRUMENTS



Typical Applications (continued)

9.2.1.1 Design Requirements

Table 17. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{OUT}	5 V
I _{OUT} MAXIMUM	1 A
MODE	WPC v1.1

9.2.1.2 Detailed Design Procedure

To begin the design procedure, start by determining the following:

- Mode of operation in this case WPC v1.1
- Output voltage
- · Maximum output current

9.2.1.2.1 Output Voltage Set Point

The output voltage of the bq5102x device can be set by adjusting a feedback resistor divider network. The resistor divider network is used to set the voltage gain at the VO_REG pin. The device is intended to operate where the voltage at the VO_REG pin is set to 0.5 V. This value is the default setting and can be changed through I^2C (for the device bq51021). In Figure 14, R_6 and R_7 are the feedback network for the output voltage sense.




Figure 14. Voltage Gain for Feedback

$$K_{VO} = \frac{0.5 \text{ V}}{V_{OUT}}$$

$$R_6 = \frac{K_{VO} \times R_7}{1 - K_{VO}}$$

$$(10)$$

Choose R_7 to be a standard value. In this case, take care to choose R_6 and R_7 to be large values in order to avoid dissipating excessive power in the resistors, and thereby lowering efficiency.

 K_{VO} is set to be 0.5 / 5 = 0.1, choose R_7 to be 102 k Ω , and thus R_6 to be 11.3 k Ω .

9.2.1.2.2 Output and Rectifier Capacitors

Set C_4 between 1 and 4.7 μF . This example uses 1 μF .

Set C_3 between 4.7 and 22 μF . This example uses 20 μF .

STRUMENTS

9.2.1.2.2.1 TMEM

Set C₅ to 2.2 µF. In order to determine the bleed off resistor, the WPC transmitters for which the PD DET is being set for needs to be determined. After the ping timing (time between two consecutive digital pings after EPT charge complete is sent) is determined, the bleedoff resistor can be determined. This example uses TI transmitter EVMs for the use case. In this case, the time between pings is 5 s. To set the time constant using the Equation 8, it is set to 5600 k Ω .

9.2.1.2.3 Maximum Output Current Set Point




Figure 15. Current Limit Setting for bq5102x

The bq5102x device includes a means of providing hardware overcurrent protection by means of an analog current regulation loop. The hardware current limit provides a level of safety by clamping the maximum allowable output current (for example, a current compliance). The R_{IIIM} resistor size also sets the thresholds for the dynamic rectifier levels and thus providing efficiency tuning per each application's maximum system current. The calculation for the total R_{ILIM} resistance is as follows:

$$R_{ILIM} = \frac{K_{ILIM}}{I_{ILIM}} \tag{12}$$

$$R_1 = R_{ILIM} - R_{FOD}$$
 (13)

The R_{ILIM} will allow for the ILIM pin to reach 1.2 V at an output current equal to I_{ILIM}. When choosing R_{ILIM}, two options are possible.

If the application requires an output current equal to or greater than external ILIM that the circuit is designed for (input current limit on the charger where the RX is delivering power to is higher than the external ILIM), ensure that the downstream charger is capable of regulating the voltage of the input into which the RX device output is tied to by lowering the amount of current being drawn. This will ensure that the RX output does not collapse.

Such behavior is referred to as VIN DPM in TI chargers. Unless such behavior is enabled on the charger, the charger will pull the output of the RX device to ground when the RX device enters current regulation.

If the applications are designed to extract less than the ILIM (1-A maximum), typical designs should leave a design margin of at least 20% so that the voltage at ILIM pin reaches 1.2 V when 20% more than maximum current of the system is drawn from the output of the RX. Such a design would have input current limit on the charger lower than the external ILIM of the RX device.

In both cases, the charger must be capable of regulating the current drawn from the device to allow the output voltage to stay at a reasonable value. This same behavior is also necessary during the WPC V1.1 Communication. See Communication Current Limit for more details. The following calculations show how such a design is achieved:

$$R_{ILIM} = \frac{K_{ILIM}}{1.2 \times I_{ILIM}} \tag{14}$$

$$R_1 = R_{ILIM} - R_{FOD}$$
 (15)

Submit Documentation Feedback

When referring to the application diagram shown in Figure 15, R_{ILIM} is the sum of the R_1 and R_{FOD} resistance (that is, the total resistance from the ILIM pin to GND). R_{FOD} is chosen according to the FOD application note that can be obtained by contacting your TI representative. This is used to allow the RX implementation to comply with

In many applications, the resistor R_{OS} is needed in order to comply with WPC V1.1 requirements. In such a case, the offset on the FOD pin from the voltage on R_{FOD} can cause a shift in the calculation that can reduce the expected current limit. Therefore, it is always a good idea to check the output current limit after FOD calibration is performed according to the FOD application note. Because the RECT voltage is not deterministic, and depends on transmitter operation to a certain degree, it is not possible to determine R_1 with R_{OS} present in a deterministic manner.

In this example, set maximum current for the example to be 1000 mA. Set I_{ILIM} = 1.2 A to allow for the 20% margin.

$$R_{ILIM} = \frac{840}{1.2} = 700 \Omega \tag{16}$$

9.2.1.2.4 TERM Pin

The term pin is not used for bq5102x. Leave the pin floating.

WPC v1.1 requirements related to received power accuracy.

9.2.1.2.5 I²C

The I^2C lines are used to communicate with the device. To enable the I^2C , they can be pulled up to an internal host bus. The device address is 0x6C. I^2C is enabled only for the device bq51021.

9.2.1.2.6 Communication Current Limit

Communication current limit allows the device to communicate with the transmitter in an error free manner by decoupling the coil from load transients on the OUT pin during WPC communication. This is done by setting the current limit in a manner that is consistent with Table 4. However, this will require the downstream charger to have a function such as VIN_DPM. In some cases this communication current limit feature is not desirable if the charger does not have this feature. In this design, the user enables the communication current limit by tying the CM_ILIM pin to GND. In the case that this is not needed, the CM_ILIM pin can be tied to OUT pin to disable the communication current limit. In this case, take care that the voltage on the CM_ILIM pin does not exceed the maximum rating of the pin which is 7 V.

9.2.1.2.7 Receiver Coil

The receiver coil design is the most open part of the system design. The choice of the receiver inductance, shape, and materials all intimately influence the parameters themselves in an intertwined manner. This design can be complicated and involves optimizing many different aspects; refer to the user's guide for the EVM (SLUUAX6).

The typical choice of the inductance of the receiver coil for a WPC only 5-V solution is between 8 to 11 µH depending on the mutual inductance between the transmitter coil and the receiver coil.

9.2.1.2.8 Series and Parallel Resonant Capacitors

Resonant capacitors C₁ and C₂ are set according to WPC specification.

The equations for calculating the values of the resonant capacitors are shown:

$$C_{1} = \left[\left(f_{S} \cdot 2\pi \right)^{2} \cdot L_{S}^{\prime} \right]^{-1}$$

$$C_{2} = \left[\left(f_{D} \cdot 2\pi \right)^{2} \cdot L_{S} - \frac{1}{C_{1}} \right]^{-1}$$
(17)

TEXAS INSTRUMENTS

9.2.1.2.9 Communication, Boot, and Clamp Capacitors


Set C_{COMMx} to a value ranging from C_1 / 8 to C_1 / 3. Note that higher capacitors lower the overall efficiency of the system. Make sure these are X7R ceramic material and have at least a minimum voltage rating of 25 V; TI recommends a minimum voltage rating of 50 V.

Set C_{BOOTx} to be 15 nF. Make sure these are X7R ceramic material and have at least a minimum voltage rating of 25 V; TI recommends a minimum voltage rating of 50 V.


Set C_{CLAMPx} to be 470 nF. Make sure these are X7R ceramic material and have at least a minimum voltage rating of 25 V; TI recommends a minimum voltage rating of 50 V.



9.2.1.3 Application Performance Plots









9.2.2 bq5102x Standalone in System Board or Back Cover

When the bq5102x device is implemented as an embedded device on the system board, the EN1 and EN2 pins are the only differences from the previous design using I²C.




Figure 28. bq5102x Embedded in a System Board

Refer to WPC Power Supply 5-V Output With 1-A Maximum Current and I²C for all design and application details.

TEXAS INSTRUMENTS

10 Power Supply Recommendations

These devices are intended to be operated within the ranges shown in the *Recommended Operating Conditions*. Because the system involves a loosely coupled inductor setup, the voltages produced on the receiver are a function of the inductances and the available magnetic field. Ensure that the design in the worst case keeps the voltages within the *Absolute Maximum Ratings*.



11 Layout

11.1 Layout Guidelines

- Keep the trace resistance as low as possible on AC1, AC2, and OUT.
- Detection and resonant capacitors need to be as close to the device as possible.
- COMM, CLAMP, and BOOT capacitors need to be placed as close to the device as possible.
- Via interconnect on GND net is critical for appropriate signal integrity and proper thermal performance.
- High frequency bypass capacitors need to be placed close to RECT and OUT pins.
- ILIM and FOD resistors are important signal paths and the loops in those paths to GND must be minimized. Signal and sensing traces are the most sensitive to noise; the sensing signal amplitudes are usually measured in mV, which is comparable to the noise amplitude. Make sure that these traces are not being interfered by the noisy and power traces. AC1, AC2, BOOT1, BOOT2, COMM1, and COMM2 are the main source of noise in the board. These traces should be shielded from other components in the board. It is usually preferred to have a ground copper area placed underneath these traces to provide additional shielding. Also, make sure they do not interfere with the signal and sensing traces. The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components.

For a 1-A fast charge current application, the current rating for each net is as follows:

- AC1 = AC2 = 1.2 A
- OUT = 1 A
- RECT = 100 mA (RMS)
- COMMx = 300 mA
- CLAMPx = 500 mA
- · All others can be rated for 10 mA or less

11.2 Layout Example




Figure 29. Layout Example for bq5102x



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 18. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
bq51020	Click here Click here		Click here	Click here	Click here	
bq51021	Click here	Click here	Click here	Click here	Click here	

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

Submit Documentation Feedback



www.ti.com SLUSBX1 – MAY 2014

13 Mechanical, Packaging, and Orderable Information

INSTRUMENTS

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





28-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ51020YFPR	ACTIVE	DSBGA	YFP	42	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ51020	Samples
BQ51020YFPT	ACTIVE	DSBGA	YFP	42	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ51020	Samples
BQ51021YFPR	ACTIVE	DSBGA	YFP	42	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ51021	Samples
BQ51021YFPT	ACTIVE	DSBGA	YFP	42	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	BQ51021	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

28-Aug-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Aug-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ51020YFPR	DSBGA	YFP	42	3000	330.0	12.4	2.99	3.71	0.81	8.0	12.0	Q1
BQ51020YFPT	DSBGA	YFP	42	250	330.0	12.4	2.99	3.71	0.81	8.0	12.0	Q1
BQ51021YFPR	DSBGA	YFP	42	3000	330.0	12.4	2.99	3.71	0.81	8.0	12.0	Q1
BQ51021YFPT	DSBGA	YFP	42	250	330.0	12.4	2.99	3.71	0.81	8.0	12.0	Q1

www.ti.com 28-Aug-2014




*All dimensions are nominal

7 III dilitoriologio di o riorimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ51020YFPR	DSBGA	YFP	42	3000	367.0	367.0	35.0
BQ51020YFPT	DSBGA	YFP	42	250	367.0	367.0	35.0
BQ51021YFPR	DSBGA	YFP	42	3000	367.0	367.0	35.0
BQ51021YFPT	DSBGA	YFP	42	250	367.0	367.0	35.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.