TEXAS INSTRUMENTS

CSD95372BQ5M

SLPS499B –MARCH 2014–REVISED MARCH 2016

CSD95372BQ5M Synchronous Buck NexFET™ Smart Power Stage

1 Features

- 60 A Continuous Operating Current Capability
- 93.4% System Efficiency at 30 A
- Low Power Loss of 2.8 W at 30 A
- High-Frequency Operation (up to 1.25 MHz)
- Diode Emulation Mode With FCCM
- Temperature Compensated Bi-Directional Current Sense
- Analog Temperature Output (600 mV at 0°C)
- Fault Monitoring
  - High-Side Short, Overcurrent, and Overtemperature Protection
- 3.3 and 5-V PWM Signal Compatible
- Tri-State PWM Input
- Integrated Bootstrap Diode
- Optimized Deadtime for Shoot Through Protection
- High-Density SON 5 × 6 mm Footprint
- Ultra-Low Inductance Package
- System Optimized PCB Footprint
- RoHS Compliant – Lead-Free Terminal Plating
- Halogen Free

2 Applications

- Multiphase Synchronous Buck Converters
  - High-Frequency Applications
  - High-Current, Low-Duty Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR11.x / VR12.x V-Core and Memory Synchronous Converters

3 Description

The CSD95372BQ5M NexFET™ smart power stage is a highly optimized design for use in a high-power, high-density Synchronous Buck converter. This product integrates the Driver IC and Power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm × 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.

Device Information[1]

Device	Media	Qty	Package	Ship
CSD95372BQ5M	13-Inch Reel	2500	SON 5 mm × 6 mm Package	Tape and Reel
CSD95372BQ5MT	7-Inch Reel	250		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Diagram

Typical Power Stage Efficiency and Power Loss

V_{DD} = 5V
V_{IN} = 12V
V_{OUT} = 1.2V
L_{OUT} = .225μH
f_{SW} = 500kHz
T_A = 25ºC

Table of Contents

4 Revision History

Changes from Revision A (June 2014) to Revision B   **Page**

- Changed application schematic to show I_{OUT} (not I_{MON}) for each CSD95372B device. 5

Changes from Original (March 2014) to Revision A   **Page**

- Removed "input voltage up to 14.5 V" and "DualCool™ package" bullets from the Features 1
- Fixed TAO/FAULT pin function to state that TAO will be pulled up to 3.3 V in the event of thermal shutdown 3
- Added minimum ESD Ratings 4
- Increased maximum input voltage to 16 V 4
- Added table note for max input voltage 4

5 Pin Configuration and Functions

Top View

Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
BOOT	9	Bootstrap capacitor connection. Connect a minimum of 0.1 µF 16 V X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.
BOOT_R	8	Return path for HS gate driver, connected to V_{SW} internally.
ENABLE	3	Enables device operation. If ENABLE = logic HIGH, turns on device. If ENABLE = logic LOW, the device is turned off and both MOSFET gates are actively pulled low. An internal 100-kΩ pulldown resistor will pull the ENABLE pin LOW if left floating.
FCCM	10	This pin enables the Diode Emulation function. When this pin is held LOW, Diode Emulation Mode is enabled for sync FET. When FCCM is HIGH, the device is operated in Forced Continuous Conduction Mode. An internal 5 µA current source will pull the FCCM pin to 3.3 V if left floating.
IOUT	1	Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current.
P_{GND}	4	Power ground, connected directly to pin 13.
P_{GND}	13	Power ground
PWM	12	Pulse width modulated 3-state input from external controller. Logic LOW sets control FET gate low and sync FET gate high. Logic HIGH sets control FET gate high and sync FET gate low. Open or High Z sets both MOSFET gates low if greater than the 3-state shutdown hold-off time (t_{3HT}).
REFIN	2	External reference voltage input for current sensing amplifier
TAO/ FAULT	11	Temperature Analog Output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the IC's. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to P_{GND} with a 1-nF 16-V X7R ceramic capacitor.
V_{DD}	5	Supply voltage to gate driver and internal circuitry
V_{IN}	7	Input voltage pin. Connect input capacitors close to this pin.
V_{SW}	6	Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor.

6 Specifications

6.1 Absolute Maximum Ratings

T_A = 25°C (unless otherwise noted)[1]

	MIN	MAX	UNIT
V_{IN} to P_{GND}	−0.3	25	V
V_{IN} to V_{SW}	−0.3	25	V
V_{IN} to V_{SW} (10 ns)	−7	27	V
V_{SW} to P_{GND}	−0.3	20	V
V_{SW} to P_{GND} (10 ns)	−7	23	V
V_{DD} to P_{GND}	−0.3	7	V
ENABLE, PWM, FCCM. TAO, IOUT, REFIN to P_{GND}	−0.3	V_{DD} + 0.3 V	V
BOOT to BOOT_R[2]	−0.3	V_{DD} + 0.3 V	V
P_D, power dissipation		12	W
T_J, operating junction	−55	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Should not exceed 7 V

6.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		−55	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM)	−2000	2000	V
		Charged device model (CDM)	−500	500	V

6.3 Recommended Operating Conditions

T_A = 25° (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Gate drive voltage		4.5	5.5	V
V_{IN}	Input supply voltage[1]			16	V
V_{OUT}	Output voltage			5.5	V
I_{OUT}	Continuous output current	V_{IN} = 12 V, V_{DD} = 5 V, V_{OUT} = 1.2 V, f_{SW} = 500 kHz, L_{OUT} = 0.225 µH[2]		60	
$I_{OUT\text{-}PK}$	Peak output current[3]			90	A
f_{SW}	Switching frequency	C_{BST} = 0.1 µF (min)		1250	kHz
	On-time duty cycle	f_{SW} = 1 MHz		85	%
	Minimum PWM on-time		40		ns
	Operating temperature		−40	125	°C

(1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.
(2) Measurement made with six 10 µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.
(3) System conditions as defined in Note 1. Peak output current is applied for t_p = 50 µs.

6.4 Thermal Information

T_A = 25°C (unless otherwise noted)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package)[1]			15	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance[2]			1.5	°C/W

(1) $R_{\theta JC}$ is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz (0.071 mm thick) Cu pad on a 1.5 inches x 1.5 inches, 0.06 inch (1.52 mm) thick FR4 board.
(2) $R_{\theta JB}$ value based on hottest board temperature within 1 mm of the package.

Product Folder Links: *CSD95372BQ5M*

7 Application Schematic

8 Device and Documentation Support

8.1 Trademarks

NexFET, DualCool are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.3 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: *CSD95372BQ5M*

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

9.1 Mechanical Drawing

DIM	MILLIMETERS			INCHES		
	MIN	**NOM**	**MAX**	**MIN**	**NOM**	**MAX**
A	1.400	1.450	1.500	0.057	0.059	0.061
a1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.200	0.250	0.320	0.008	0.010	0.013
b1	2.750 TYP			0.108 TYP		
b2	0.200	0.250	0.320	0.008	0.010	0.013
b3	0.250 TYP			0.010 TYP		
c1	0.150	0.200	0.250	0.006	0.008	0.010
c2	0.200	0.250	0.300	0.008	0.010	0.012
D2	5.300	5.400	5.500	0.209	0.213	0.217
d	0.200	0.250	0.300	0.008	0.010	0.012
d1	0.350	0.400	0.450	0.014	0.016	0.018
d2	1.900	2.000	2.100	0.075	0.079	0.083
E	5.900	6.000	6.100	0.232	0.236	0.240
E1	4.900	5.000	5.100	0.193	0.197	0.201
E2	3.200	3.300	3.400	0.126	0.130	0.134
e	0.500 TYP			0.020 TYP		
K	0.350 TYP			0.014 TYP		
L	0.400	0.500	0.600	0.016	0.020	0.024
L1	0.210	0.310	0.410	0.008	0.012	0.016
θ	0.00	—	—	0.00	—	—

9.2 Recommended PCB Land Pattern

1. Dimensions are in mm (inches).

9.3 Recommended Stencil Opening

1. Dimensions are in mm (inches).
2. Stencil thickness is 100 µm.

Product Folder Links: *CSD95372BQ5M*

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD95372BQ5M	ACTIVE	LSON-CLIP	DQP	12	2500	Pb-Free (RoHS Exempt)	CU NIPDAU | CU SN	Level-2-260C-1 YEAR	-55 to 150	95372BM	Samples
CSD95372BQ5MT	ACTIVE	LSON-CLIP	DQP	12	250	Pb-Free (RoHS Exempt)	CU NIPDAU | CU SN	Level-2-260C-1 YEAR	-55 to 150	95372BM	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1	Q2
Q3	Q4

Q1	Q2
Q3	Q4

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95372BQ5M	LSON-CLIP	DQP	12	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
CSD95372BQ5M	LSON-CLIP	DQP	12	2500	330.0	15.4	5.3	6.3	1.8	8.0	12.0	Q1
CSD95372BQ5MT	LSON-CLIP	DQP	12	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95372BQ5M	LSON-CLIP	DQP	12	2500	367.0	367.0	35.0
CSD95372BQ5M	LSON-CLIP	DQP	12	2500	336.6	336.6	41.3
CSD95372BQ5MT	LSON-CLIP	DQP	12	250	210.0	185.0	35.0

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		