

DAC122S085 12-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail Output

Check for Samples: DAC122S085

FEATURES

- Ensured Monotonicity
- Low Power Operation
- Rail-to-Rail Voltage Output
- Power-on Reset to 0V
- Simultaneous Output Updating
- Wide power supply range (+2.7V to +5.5V)
- Industry's Smallest Package
- Power Down Modes

APPLICATIONS

- Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Programmable Attenuators

KEY SPECIFICATIONS

Resolution: 12 Bits
 INL: ±8 LSB (Max)
 DNL: +0.7 / -0.5

Settling Time 8.5 µs (Max)
Zero Code Error: +15 mV (Max)
Full-Scale Error: -0.75 %FS (Max)

Supply Power

- Normal: 0.6 mW (3V) / 1.6 mW (5V) (Typ)

Power Down: 0.3 μW (3V) / 0.8 μW (5V)

(Typ)

DESCRIPTION

The DAC122S085 is a full-featured, general purpose DUAL 12-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7V to 5.5V supply and consumes 0.6 mW at 3V and 1.6 mW at 5V. The DAC122S085 is packaged in 10-lead SON and VSSOP packages. The 10-lead SON package makes the DAC122S085 the smallest DUAL DAC in its class. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 40 MHz over the entire supply voltage range. Competitive devices are limited to 25 MHz clock rates at supply voltages in the 2.7V to 3.6V range. The serial interface is compatible with standard SPI™, QSPI, MICROWIRE and DSP interfaces.

The reference for the DAC122S085 serves all four channels and can vary in voltage between 1V and V_A , providing the widest possible output dynamic range. The DAC122S085 has a 16-bit input shift register that controls the outputs to be updated, the mode of operation, the powerdown condition, and the binary input data. Both outputs can be updated simultaneously or individually depending on the setting of the two mode of operation bits.


A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt with three different termination options.

The low power consumption and small packages of the DAC122S085 make it an excellent choice for use in battery operated equipment.

The DAC122S085 is one of a family of pin compatible DACs, including the 8-bit DAC082S085 and the 10-bit DAC102S085. The DAC122S085 operates over the extended industrial temperature range of -40° C to $+105^{\circ}$ C.

Pin Configuration





M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc..

All other trademarks are the property of their respective owners.



Block Diagram



PIN DESCRIPTIONS

SON VSSOP Pin No.	Symbol	Туре	Description
1	V _A	Supply	Power supply input. Must be decoupled to GND.
2	V _{OUTA}	Analog Output	Channel A Analog Output Voltage.
3	V _{OUTB}	Analog Output	Channel B Analog Output Voltage.
4	NC		Not Connected
5	NC		Not Connected
6	GND	Ground	Ground reference for all on-chip circuitry.
7 V _{REFIN}		Analog Input	Unbuffered reference voltage shared by both channels. Must be decoupled to GND.
8	D _{IN}	Digital Input	Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
9	9 SYNC		Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
10	10 SCLK Digital Input		Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin.
11	PAD (SON only)	Ground	Exposed die attach pad can be connected to ground or left floating. Soldering the pad to the PCB offers optimal thermal performance and enhances package self-alignment during reflow.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

Absolute Maximum Ratings (1)(2)(3)


Supply Voltage, V _A	6.5V	
Voltage on any Input Pin		-0.3V to 6.5V
Input Current at Any Pin (4)		10 mA
Package Input Current ⁽⁴⁾		20 mA
Power Consumption at T _A = 25°C	See ⁽⁵⁾	
ESD Susceptibility ⁽⁶⁾	Human Body Model	2500V
ESD Susceptibility (*)	Machine Model	250V
Junction Temperature	+150°C	
Storage Temperature	−65°C to +150°C	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) When the input voltage at any pin exceeds 5.5V or is less than GND, the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (5) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax T_A) / θ_{JA}. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the operating ratings, or the power supply polarity is reversed).
- (6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms

Operating Ratings⁽¹⁾⁽²⁾

-	
Operating Temperature Range	-40°C ≤ T _A ≤ +105°C
Supply Voltage, V _A	+2.7V to 5.5V
Reference Voltage, V _{REFIN}	+1.0V to V _A
Digital Input Voltage (3)	0.0V to 5.5V
Output Load	0 to 1500 pF
SCLK Frequency	Up to 40 MHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Operation of the device beyond the maximum Operating Ratings is not recommended.
- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (3) The inputs are protected as shown below. Input voltage magnitudes up to 5.5V, regardless of V_A , will not cause errors in the conversion result. For example, if V_A is 3V, the digital input pins can be driven with a 5V logic device.



Package Thermal Resistances (1)(2)

Package	θ _{JA}
10-Lead VSSOP	240°C/W
10-Lead SON	250°C/W

- (1) Soldering process must comply with Texas Instruments' Reflow Temperature Profile specifications. Refer to www.ti.com/packaging.
- (2) Reflow temperature profiles are different for lead-free packages.



Electrical Characteristics(1)

The following specifications apply for $V_A = +2.7 V$ to +5.5 V, $V_{REFIN} = V_A$, $C_L = 200$ pF to GND, $f_{SCLK} = 30$ MHz, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}** and all other limits are at $T_A = 25 \,^{\circ}\text{C}$, unless otherwise specified.

Symbol	Parameter	Conditions	Typical ⁽²⁾	Limits ⁽²⁾	Units (Limits)
STATIC PE	RFORMANCE				
	Resolution			12	Bits (min)
	Monotonicity			12	Bits (min)
INL	Integral Non-Linearity		±2.4	±8	LSB (max)
		V 0.7V (- 5.5V	+0.2	+0.7	LSB (max)
DNL	Differential Non-Linearity	$V_A = 2.7V \text{ to } 5.5V$	-0.1	-0.5	LSB (min)
		$V_A = 4.5 V \text{ to } 5.5 V^{(3)}$	±0.15	±0.5	LSB (max)
ZE	Zero Code Error	I _{OUT} = 0	+4	+15	mV (max)
FSE	Full-Scale Error	I _{OUT} = 0	-0.1	-0.75	%FSR (max)
GE	Gain Error	All ones Loaded to DAC register	-0.2	-1.0	%FSR
ZCED	Zero Code Error Drift		-20		μV/°C
TO 05	0 : 5 - 7	V _A = 3V	-0.7		ppm/°C
TC GE	Gain Error Tempco	V _A = 5V	-1.0		ppm/°C
OUTPUT CI	HARACTERISTICS				
	Output Voltage Range	See ⁽³⁾		0 V _{REFIN}	V (min) V (max)
I _{OZ}	High-Impedance Output Leakage Current (3)			±1	μA (max)
		V _A = 3V, I _{OUT} = 200 μA	1.3		mV
ZCO	Zoro Codo Output	$V_A = 3V$, $I_{OUT} = 1$ mA	6.0		mV
200	Zero Code Output	$V_A = 5V$, $I_{OUT} = 200 \mu A$	7.0		mV
		$V_A = 5V$, $I_{OUT} = 1$ mA	10.0		mV
		$V_A = 3V$, $I_{OUT} = 200 \mu A$	2.984		V
FSO	Full Scale Quitaut	$V_A = 3V$, $I_{OUT} = 1$ mA	2.934		V
F30	Full Scale Output	$V_A = 5V$, $I_{OUT} = 200 \mu A$	4.989		V
		V _A = 5V, I _{OUT} = 1 mA	4.958		V
	Output Short Circuit Current	V _A = 3V, V _{OUT} = 0V, Input Code = FFFh	-56		mA
I _{OS}	(source)	$V_A = 5V$, $V_{OUT} = 0V$, Input Code = FFFh	-69		mA
	Output Chart Circuit Current (cials)	V _A = 3V, V _{OUT} = 3V, Input Code = 000h	52		mA
I _{OS}	Output Short Circuit Current (sink)	$V_A = 5V$, $V_{OUT} = 5V$, Input Code = 000h	75		mA
Ιο	Continuous Output Current ⁽³⁾	Available on each DAC output		11	mA (max)
0	Marrian and Compaitance	R _L = ∞	1500		pF
C_L	Maximum Load Capacitance	$R_L = 2k\Omega$	1500		pF
Z _{OUT}	DC Output Impedance		7.5		Ω
REFERENC	E INPUT CHARACTERISTICS				
	Input Range Minimum		0.2	1.0	V (min)
VREFIN	Input Range Maximum			V _A	V (max)
	Input Impedance		60		kΩ

⁽¹⁾ To ensure accuracy, it is required that V_A and V_{REFIN} be well bypassed.

Submit Documentation Feedback

Copyright © 2006–2013, Texas Instruments Incorporated

⁽²⁾ Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).

⁽³⁾ This parameter is specified by design and/or characterization and is not tested in production.



Electrical Characteristics⁽¹⁾ (continued)

The following specifications apply for $V_A = +2.7V$ to +5.5V, $V_{REFIN} = V_A$, $C_L = 200$ pF to GND, $f_{SCLK} = 30$ MHz, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \leq T_A \leq T_{MAX} and all other limits are at T_A = 25°C, unless otherwise specified.**

Symbol	Parameter	Con	Typical ⁽²⁾	Limits ⁽²⁾	Units (Limits)	
LOGIC INPU	JT CHARACTERISTICS					
I _{IN}	Input Current ⁽⁴⁾				±1	μA (max)
V	Input Low Voltage ⁽⁴⁾	$V_A = 3V$		0.9	0.6	V (max)
V_{IL}	input Low Voltage (7)	V _A = 5V		1.5	0.8	V (max)
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land High Vallage (4)	$V_A = 3V$		1.4	2.1	V (min)
V_{IH}	Input High Voltage (4)	V _A = 5V		2.1	2.4	V (min)
C _{IN}	Input Capacitance ⁽⁴⁾				3	pF (max)
POWER RE	QUIREMENTS					
	Supply Voltage Minimum				2.7	V (min)
V_A	Supply Voltage Maximum				5.5	V (max)
		f _{SCLK} = 30 MHz	$V_A = 2.7V \text{ to } 3.6V$	210	270	μA (max)
	Normal Supply Current (output		$V_A = 4.5V \text{ to } 5.5V$	320	410	μA (max)
I _N	unloaded)	, ,	V _A = 2.7V to 3.6V	190		μΑ
		$f_{SCLK} = 0$	$V_A = 4.5V \text{ to } 5.5V$	290		μΑ
	Power Down Supply Current (output	(0)	$V_A = 2.7V \text{ to } 3.6V$	0.1	1.0	μA (max)
I _{PD}	unloaded, SYNC = DIN = 0V after PD mode loaded)	All PD Modes ⁽⁴⁾	V _A = 4.5V to 5.5V	0.15	1.0	μA (max)
		f _ 20 MHz	$V_A = 2.7V \text{ to } 3.6V$	0.6	1.0	mW (max)
Ъ	Normal Supply Power (output	f _{SCLK} = 30 MHz	$V_A = 4.5V \text{ to } 5.5V$	1.6	2.3	mW (max)
P_N	unloaded)	- O	$V_A = 2.7V \text{ to } 3.6V$	0.6		mW
		$f_{SCLK} = 0$	$V_A = 4.5V \text{ to } 5.5V$	1.5		mW
_	Power Down Supply Power (output	(4)	$V_A = 2.7V \text{ to } 3.6V$	0.3	3.6	μW (max)
P_{PD}	unloaded, SYNC = DIN = 0V after PD mode loaded)	All PD Modes ⁽⁴⁾	V _A = 4.5V to 5.5V	0.8	5.5	μW (max)

⁽⁴⁾ This parameter is specified by design and/or characterization and is not tested in production.

Copyright © 2006–2013, Texas Instruments Incorporated



A.C. and Timing Characteristics

Values shown in this table are design targets and are subject to change before product release.

The following specifications apply for $V_A = +2.7V$ to +5.5V, $V_{REFIN} = V_A$, $C_L = 200$ pF to GND, $f_{SCLK} = 30$ MHz, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}** and all other limits are at $T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conductions	Typical ⁽¹⁾	Limits ⁽¹⁾	Units (Limits)
f _{SCLK}	SCLK Frequency		40	30	MHz (max)
t _s	Output Voltage Settling Time ⁽²⁾	400h to C00h code change $R_L = 2 k\Omega$, $C_L = 200 pF$	6	8.5	μs (max)
SR	Output Slew Rate		1		V/µs
	Glitch Impulse	Code change from 800h to 7FFh	12		nV-sec
	Digital Feedthrough		0.5		nV-sec
	Digital Crosstalk		1		nV-sec
	DAC-to-DAC Crosstalk		3		nV-sec
	Multiplying Bandwidth	$V_{REFIN} = 2.5V \pm 0.1Vpp$	160		kHz
	Total Harmonic Distortion	V _{REFIN} = 2.5V ± 1Vpp input frequency = 10kHz	70		dB
	Make the Time	V _A = 3V	6		µsec
t_{WU}	Wake-Up Time	V _A = 5V	39		µsec
1/f _{SCLK}	SCLK Cycle Time		25	33	ns (min)
t _{CH}	SCLK High time		7	10	ns (min)
t _{CL}	SCLK Low Time		7	10	ns (min)
t _{SS}	SYNC Set-up Time prior to SCLK Falling Edge		4	10	ns (min)
t _{DS}	Data Set-Up Time prior to SCLK Falling Edge		1.5	3.5	ns (min)
t _{DH}	Data Hold Time after SCLK Falling Edge		1.5	3.5	ns (min)
t _{CFSR}	SCLK fall prior to rise of SYNC		0	3	ns (min)
t _{SYNC}	SYNC High Time		6	10	ns (min)

Typical figures are at T_J = 25°C, and represent most likely parametric norms. Test limits are specified to AOQL (Average Outgoing Quality Level).

⁽²⁾ This parameter is specified by design and/or characterization and is not tested in production.

www.ti.com

Specification Definitions

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB, which is $V_{REF} / 4096 = V_A / 4096$.

DAC-to-DAC CROSSTALK is the glitch impulse transferred to a DAC output in response to a full-scale change in the output of another DAC.

DIGITAL CROSSTALK is the glitch impulse transferred to a DAC output at mid-scale in response to a full-scale change in the input register of another DAC.

DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.

FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (FFFh) loaded into the DAC and the value of V_A x 4095 / 4096.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.

GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the Electrical Tables.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is $LSB = V_{REF} / 2^n$ (1)

where V_{REF} is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 12 for the DAC122S085.

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output stability maintained.

MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when the input code increases.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of V_A .

MULTIPLYING BANDWIDTH is the frequency at which the output amplitude falls 3dB below the input sine wave on V_{REFIN} with a full-scale code loaded into the DAC.

POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents is the power consumed by the device without a load.

SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is updated.

TOTAL HARMONIC DISTORTION (THD) is the measure of the harmonics present at the output of the DACs with an ideal sine wave applied to V_{REFIN} . THD is measured in dB.

WAKE-UP TIME is the time for the output to exit power-down mode. This is the time from the falling edge of the 16th SCLK pulse to when the output voltage deviates from the power-down voltage of 0V.

ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been entered.



Transfer Characteristic




Figure 1. Input / Output Transfer Characteristic

Timing Diagrams







Figure 2. Serial Timing Diagram





Typical Performance Characteristics





















 $V_{REF} = V_A$, $f_{SCLK} = 30$ MHz, $T_A = 25$ C, Input Code Range 48 to 4047, unless otherwise stated








































Figure 21.







Figure 23.






Figure 25.






Figure 26.









Functional Description

DAC SECTION

The DAC122S085 is fabricated on a CMOS process with an architecture that consists of switches and resistor strings that are followed by an output buffer. The reference voltage is externally applied at V_{REFIN} and is shared by all four DACs.

For simplicity, a single resistor string is shown in Figure 29. This string consists of 4096 equal valued resistors with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. The input coding is straight binary with an ideal output voltage of:

 $V_{OUTA,B} = V_{REFIN} x (D / 4096)$

where

 D is the decimal equivalent of the binary code that is loaded into the DAC register. (D can take on any value between 0 and 4095. This configuration ensures that the DAC is monotonic.)




Figure 29. DAC Resistor String

OUTPUT AMPLIFIERS

The output amplifiers are rail-to-rail, providing an output voltage range of 0V to V_A when the reference is V_A . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and V_A , in this case). For this reason, linearity is specified over less than the full output range of the DAC. However, if the reference is less than V_A , there is only a loss in linearity in the lowest codes. The output capabilities of the amplifier are described in the Electrical Tables.

The output amplifiers are capable of driving a load of 2 k Ω in parallel with 1500 pF to ground or to V_A . The zero-code and full-scale outputs for given load currents are available in the Electrical Characteristics.

REFERENCE VOLTAGE

The DAC122S085 uses a single external reference that is shared by both channels. The reference pin, V_{REFIN} , is not buffered and has an input impedance of 60 k Ω . It is recommended that V_{REFIN} be driven by a voltage source with low output impedance. The reference voltage range is 1.0V to V_A , providing the widest possible output dynamic range.



SERIAL INTERFACE

The three-wire interface is compatible with SPI™, QSPI and MICROWIRE, as well as most DSPs and operates at clock rates up to 40 MHz. See the Timing Diagrams for information on a write sequence.

A write sequence begins by bringing the $\overline{\text{SYNC}}$ line low. Once $\overline{\text{SYNC}}$ is low, the data on the D_{IN} line is clocked into the 16-bit serial input register on the falling edges of SCLK. To avoid misclocking data into the shift register, it is critical that $\overline{\text{SYNC}}$ not be brought low simultaneously with a falling edge of SCLK (see Figure 2). On the 16th falling clock edge, the last data bit is clocked in and the programmed function (a change in the DAC channel address, mode of operation and/or register contents) is executed. At this point the $\overline{\text{SYNC}}$ line may be kept $\overline{\text{low or}}$ brought high. Any data and clock pusles after the 16th falling clock edge will be ignored. In either case, $\overline{\text{SYNC}}$ must be brought high for the minimum specified time before the next write sequence is initiated with a falling edge of $\overline{\text{SYNC}}$.

Since the SYNC and D_{IN} buffers draw more current when they are high, they should be idled low between write sequences to minimize power consumption.

INPUT SHIFT REGISTER

The input shift register, Figure 30, has sixteen bits. The first bit must be set to "0" and the second bit is an address bit. The address bit determines whether the register data is for DAC A or DAC B. This bit is followed by two bits that determine the mode of operation (writing to a DAC register without updating the outputs of both DACs, writing to a DAC register and updating the outputs of both DACs, writing to the register of both DACs and updating their outputs, or powering down both outputs). The final twelve bits of the shift register are the data bits. The data format is straight binary (MSB first, LSB last), with all 0's corresponding to an output of 0V and all 1's corresponding to a full-scale output of V_{REFIN} - 1 LSB. The contents of the serial input register are transferred to the DAC register on the sixteenth falling edge of SCLK. See Figure 2.




Figure 30. Input Register Contents

Normally, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th SCLK falling edge. However, if SYNC is brought high before the 16th falling edge, the data transfer to the shift register is aborted and the write sequence is invalid. Under this condition, the DAC register is not updated and there is no change in the mode of operation or in the DAC output voltages.

POWER-ON RESET

The power-on reset circuit controls the output voltages both DACs during power-up. Upon application of power, the DAC registers are filled with zeros and the output voltages are 0V. The outputs remain at 0V until a valid write sequence is made to the DAC.

POWER-DOWN MODES

The DAC122S085 has four power-down modes, two of which are identical. In power-down mode, the supply current drops to 20 μ A at 3V and 30 μ A at 5V. The DAC122S085 is set in power-down mode by setting OP1 and OP0 to 11. Since this mode powers down both DACs, the first two bits of the shift register are used to select different output terminations for the DAC outputs. Setting A1 and A0 to 00 or 11 causes the outputs to be tristated (a high impedance state). While setting A1 and A0 to 01 or 10 causes the outputs to be terminated by 2.5 k Ω or 100 k Ω to ground respectively (see Table 1).



Table 1. Power-Down Modes

A1	Α0	OP1	OP0	Operating Mode
0	0	1	1	High-Z outputs
0	1	1	1	2.5 kΩ to GND
1	0	1	1	100 kΩ to GND
1	1	1	1	High-Z outputs

The bias generator, output amplifiers, resistor strings, and other linear circuitry are all shut down in any of the power-down modes. However, the contents of the DAC registers are unaffected when in power-down. Each DAC register maintains its value prior to the DAC122S085 being powered down unless it is changed during the write sequence which instructed it to recover from power down. Minimum power consumption is achieved in the power-down mode with $\overline{\text{SYNC}}$ and D_{IN} idled low and SCLK disabled. The time to exit power-down (Wake-Up Time) is typically t_{WU} usec as stated in the A.C. and Timing Characteristics.

APPLICATIONS INFORMATION

USING REFERENCES AS POWER SUPPLIES

While the simplicity of the DAC122S085 implies ease of use, it is important to recognize that the path from the reference input (V_{REFIN}) to the VOUTs will have essentially zero Power Supply Rejection Ratio (PSRR). Therefore, it is necessary to provide a noise-free supply voltage to V_{REFIN} . In order to utilize the full dynamic range of the DAC122S085, the supply pin (V_A) and V_{REFIN} can be connected together and share the same supply voltage. Since the DAC122S085 consumes very little power, a reference source may be used as the reference input and/or the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used. Listed below are a few reference and power supply options for the DAC122S085.

LM4130

The LM4130, with its 0.05% accuracy over temperature, is a good choice as a reference source for the DAC122S085. The 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing the LM4130 VIN pin with a 0.1µF capacitor and the VOUT pin with a 2.2µF capacitor will improve stability and reduce output noise. The LM4130 comes in a space-saving 5-pin SOT23.




Figure 31. The LM4130 as a power supply

LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a reference for the DAC122S085. It is available in 4.096V and 5V versions and comes in a space-saving 3-pin SOT23.






Figure 32. The LM4050 as a power supply

The minimum resistor value in the circuit of Figure 32 must be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, and the DAC122S085 drawing zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC122S085 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC122S085 draws its maximum current. These conditions can be summarized as

$$R(\min) = (V_{IN}(\max) - V_{Z}(\min)) / I_{Z}(\max)$$
(3)

and

 $R(max) = (V_{IN}(min) - V_{Z}(max)) / ((I_{DAC}(max) + I_{Z}(min))$

where

- V_Z(min) and V_Z(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I₇(max) is the maximum allowable current through the LM4050
- I_Z(min) is the minimum current required by the LM4050 for proper regulation
- I_{DAC}(max) is the maximum DAC122S085 supply current

LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC122S085. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30 μ V noise specification at low frequencies. Since low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump DSBGA packages.




Figure 33. Using the LP3985 regulator

An input capacitance of $1.0\mu\text{F}$ without any ESR requirement is required at the LP3985 input, while a $1.0\mu\text{F}$ ceramic capacitor with an ESR requirement of $5m\Omega$ to $500m\Omega$ is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

Submit Documentation Feedback

(4)



LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3.0V, 3.3V and 5V versions, among others.




Figure 34. Using the LP2980 regulator

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.

BIPOLAR OPERATION

The DAC122S085 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in Figure 35. This circuit will provide an output voltage range of ±5 Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to ±5V.




Figure 35. Bipolar Operation

The output voltage of this circuit for any code is found to be

$$V_O = (V_A \times (D / 4096) \times ((R1 + R2) / R1) - V_A \times R2 / R1)$$
 (5)
 $V_O = (10 \times D / 4096) - 5V$

where

D is the input code in decimal form (With $V_A = 5V$ and R1 = R2)

(6)

A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.

Table 2. Some Rail-to-Rail Amplifiers

AMP	PKGS	Typ V _{OS}	Typ I _{SUPPLY}
LMC7111	DIP-8, SOT23-5	0.9 mV	25 μΑ
LM7301	SO-8, SOT23-5	0.03 mV	620 µA
LM8261	SOT23-5	0.7 mV	1 mA



DSP/MICROPROCESSOR INTERFACING

Interfacing the DAC122S085 to microprocessors and DSPs is quite simple. The following guidelines are offered to hasten the design process.

ADSP-2101/ADSP2103 Interfacing

Figure 36 shows a serial interface between the DAC122S085 and the ADSP-2101/ADSP2103. The DSP should be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length. Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.




Figure 36. ADSP-2101/2103 Interface

80C51/80L51 Interface

A serial interface between the DAC122S085 and the 80C51/80L51 microcontroller is shown in Figure 37. The SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line P3.3. This line is taken low when data is transmitted to the DAC122S085. Since the 80C51/80L51 transmits 8-bit bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the 80C51/80L51 transmits data with the LSB first while the DAC122S085 requires data with the MSB first.




Figure 37. 80C51/80L51 Interface

68HC11 Interface

A serial interface between the DAC122S085 and the 68HC11 microcontroller is shown in Figure 38. The SYNC line of the DAC122S085 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the second byte of data to the DAC, after which PC7 should be raised to end the write sequence.




Figure 38. 68HC11 Interface



Microwire Interface

Figure 39 shows an interface between a Microwire compatible device and the DAC122S085. Data is clocked out on the rising edges of the SK signal. As a result, the SK of the Microwire device needs to be inverted before driving the SCLK of the DAC122S085.




Figure 39. Microwire Interface

LAYOUT, GROUNDING, AND BYPASSING

For best accuracy and minimum noise, the printed circuit board containing the DAC122S085 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located in the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC122S085. Special care is required to ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC122S085 power supply should be bypassed with a $10\mu\text{F}$ and a $0.1\mu\text{F}$ capacitor as close as possible to the device with the $0.1\mu\text{F}$ right at the device supply pin. The $10\mu\text{F}$ capacitor should be a tantalum type and the $0.1\mu\text{F}$ capacitor should be a low ESL, low ESR type. The power supply for the DAC122S085 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.



www.ti.com

REVISION HISTORY

Cł	nanges from Revision D (March 2013) to Revision E	Pag	ge
•	Changed layout of National Data Sheet to TI format	;	20

www.ti.com 30-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC122S085CIMM	NRND	VSSOP	DGS	10	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 105	X72C	
DAC122S085CIMM/NOPB	ACTIVE	VSSOP	DGS	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X72C	Samples
DAC122S085CIMMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X72C	Samples
DAC122S085CISD/NOPB	ACTIVE	WSON	DSC	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X73C	Samples
DAC122S085CISDX/NOPB	ACTIVE	WSON	DSC	10	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 105	X73C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Sep-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC122S085CIMM	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC122S085CIMM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC122S085CIMMX/NOP B	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC122S085CISD/NOPB	WSON	DSC	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DAC122S085CISDX/NOP B	WSON	DSC	10	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 29-Sep-2019



*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC122S085CIMM	VSSOP	DGS	10	1000	210.0	185.0	35.0
DAC122S085CIMM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
DAC122S085CIMMX/NOP B	VSSOP	DGS	10	3500	367.0	367.0	35.0
DAC122S085CISD/NOPB	WSON	DSC	10	1000	210.0	185.0	35.0
DAC122S085CISDX/NOP B	WSON	DSC	10	4500	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated