

SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

# DS90LV032AQML 3V LVDS Quad CMOS Differential Line Receiver

Check for Samples: DS90LV032AQML

# FEATURES

- Low chip to chip skew
- Low differential skew
- High impedance LVDS inputs with power-off
- Low power dissipation
- Accepts small swing (330 mV) differential signal levels.
- Compatible with ANSI/TIA/EIA-644
- Operating temperature range (-55°C to +85°C)
- Pin compatible with DS90C032A and DS26C32A.
- Typical Rise/Fall time is 350pS.

# DESCRIPTION


The DS90LV032A is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.

The DS90LV032A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a TRI-STATE<sup>®</sup> function that may be used to multiplex outputs.

The DS90LV032A and companion LVDS line driver (eg. DS90LV031A) provide a new alternative to high power PECL/ECL devices for high speed point-to-point interface applications.

In addition, the DS90LV032A provides power-off high impedance LVDS inputs. This feature assures minimal loading effect on the LVDS bus lines when  $V_{CC}$  is not present.

## **Connection Diagram**






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TRI-STATE is a registered trademark of Texas Instruments.



#### SNLS205A - NOVEMBER 2011 - REVISED APRIL 2013

### **Functional Diagram**



# Truth Table

ENA	BLES	INPUTS	OUTPUT				
En	En En*		Ro				
L	Н	Х	Z				
		$V_{ID} \ge 0.1V$	Н				
All other combinati	ons of enable inputs	V <sub>ID</sub> ≤ −0.1V	L				
		Full Fail-safe Open/Short or Terminated	н				



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

www.ti.com

#### Absolute Maximum Ratings (1)

Supply Voltage (V <sub>CC</sub> )	-0.3V to +4V				
Input Voltage (R <sub>I</sub> +, R <sub>I</sub> -)	-0.3V to +3.9V				
Enable Input Voltage (En, En*)	-0.3V to (V <sub>CC</sub> + 0.3V)				
Output Voltage (R <sub>O</sub> )	-0.3V to (V <sub>CC</sub> + 0.3V)				
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$				
Lead Temperature Range (Soldering 4 sec.)	+260°C				
Maximum Package Power Dissipation @ +25°C <sup>(2)</sup>					
NAD0016A Package	845 mW				
NAC0016A Package	845 mW				
Thermal Resistance					
θ <sub>JA</sub>					
NAD0016A Package	148°C/W				
NAC0016A Package	148°C/W				
θ <sub>JC</sub>					
NAD0016A Package	21°C/W				
NAC0016A Package	21°C/W				
Maximum Junction Temperature	+150°C				
ESD Rating <sup>(3)</sup>	4.5 KV				

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Derate @ 6.8mW/°C

(2) (3) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF.

#### **Recommended Operating Conditions**

	Min	Max	Unit
Supply Voltage (V <sub>CC</sub> )	+3.15	+3.45	V
Receiver Input Voltage	Gnd	+3.0	V
Operating Free Air Temperature (T <sub>A</sub> )	-55	+85	°C

#### **Quality Conformance Inspection**

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

Copyright © 2011–2013, Texas Instruments Incorporated

SNLS205A - NOVEMBER 2011 - REVISED APRIL 2013



www.ti.com

# **DS90LV032A Electrical Characteristics DC Parameters**

The following conditions apply, unless otherwise specified.

Over supply voltage range of 3.15V to 3.45V and operating temperature of -55°C to +85°C.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V <sub>TL</sub>	Differential Input Low Threshold	V <sub>CM</sub> = +1.2V	(1)	-100		mV	1, 2, 3
V <sub>Th</sub>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V	(1)		100	mV	1, 2, 3
VCMR	Common Mode Voltage Range	V <sub>ID</sub> = 200mV peak to peak	(1), (2)	0.1	2.3	V	1, 2, 3
I <sub>I</sub>	Input Current	$V_{CC} = 3.45V \text{ or } 0V,$ $V_{I} = 2.8V \text{ or } 0V$			±10	μA	1, 2, 3
		$V_{CC} = 0V, V_{I} = 3.45V$			±20	μA	1, 2, 3
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.4 mA, V <sub>ID</sub> = 200mV		2.7		V	1, 2, 3
		I <sub>OH</sub> = -0.4 mA, Inputs Open		2.7		V	1, 2, 3
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2 mA, V <sub>ID</sub> = -200mV			0.25	V	1, 2, 3
l <sub>os</sub>	Output Short Circuit Current	Enabled, $V_0 = 0V$	(3)	-15	-120	mA	1, 2, 3
I <sub>OZ</sub>	Output TRI-STATE Current	Disabled, $V_0 = 0V$ or $V_{CC}$			±10	μA	1, 2, 3
V <sub>IH</sub>	Input High Voltage		(4)	2.0	V <sub>CC</sub>	V	1, 2, 3
V <sub>IL</sub>	Input Low Voltage		(4)	Gnd	0.8	V	1, 2, 3
I <sub>L</sub>	Input Current	$V_{I} = V_{CC}$ or 0V, Other Input = $V_{CC}$ or Gnd			±10	μA	1, 2, 3
V <sub>CI</sub>	Input Clamp Voltage	I <sub>CI</sub> = -18mA			-1.5	V	1, 2, 3
I <sub>CC</sub>	No Load Supply Current Receivers Enabled	En, En* = V <sub>CC</sub> or Gnd, Inputs Open			15	mA	1, 2, 3
		En, En* = 2.4 or 0.5, Inputs Open			15	mA	1, 2, 3
I <sub>CCZ</sub>	No Load Supply Current Receivers Disabled	En = Gnd, En* = V <sub>CC</sub> , Inputs Open			5.0	mA	1, 2, 3

(1)

Tested during  $V_{OH}/V_{OL}$  tests by applying appropriate voltage levels to the input pins of the device under test. The VCMR range is reduced for larger  $V_{ID}$ . Example: if  $V_{ID} = 400$  mV, the VCMR is 0.2V to 2.2V. The fail-safe condition with inputs shorted is valid over a common-mode range of 0V to 2.3V. A  $V_{ID}$  up to  $V_{CC} - 0V$  may be applied to the  $R_{IN+}/R_{I-}$  inputs with the Common-Mode voltage set to  $V_{CC}/2$ . Propagation delay and Differential Pulse skew decrease when  $V_{ID}$  is increased from 200 mV to 400 mV. Skew specifications apply for 200 mV  $\leq V_{ID} \leq 800$  mV over the common-mode range . (2)

Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted (3) at a time, do not exceed maximum junction temperature.

Tested during I<sub>OZ</sub> tests by applying appropriate threshold voltage levels to the En and En\* pins. (4)

4

Copyright © 2011–2013, Texas Instruments Incorporated



SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

### **DS90LV032A Electrical Characteristics AC Parameters**

The following conditions apply, unless otherwise specified.


AC:  $V_{CC} = 3.15 / 3.3 / 3.45V, C_L = 20pF$ 


Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$V_{ID} = 200 \text{mV},$ Input pulse = 1.1V to 1.3V, $V_{I} = 1.2V \text{ (0V differential) to}$ $V_{O} = 1/2 V_{CC}$	Figure 3 and Figure 4	0.5	3.5	ns	9, 10, 11
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	$\label{eq:VD} \begin{array}{l} V_{ID} = 200 \text{mV}, \\ \text{Input pulse} = 1.1 \text{V to } 1.3 \text{V}, \\ \text{V}_{I} = 1.2 \text{V} \ (0 \text{V differential}) \ \text{to} \\ \text{V}_{O} = 1/2 \ \text{V}_{CC} \end{array}$	Figure 3 and Figure 4	0.5	3.5	ns	9, 10, 11
t <sub>SkD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>	$C_L = 20 pF, V_{ID} = 200 mV$	Figure 3 and Figure 4		1.5	ns	9, 10, 11
t <sub>Sk1</sub>	Channel to Channel Skew	$C_{L} = 20 pF, V_{ID} = 200 mV$	(1)		1.75	ns	9, 10, 11
t <sub>Sk2</sub>	Chip to Chip Skew	$C_L = 20 pF, V_{ID} = 200 mV$	(2)		3.0	ns	9, 10, 11
t <sub>PLZ</sub>	Disable Time Low to Z	Input pulse = 0V to 3.0V, V <sub>I</sub> = 1.5V, V <sub>O</sub> = V <sub>OL</sub> +0.5V, R <sub>L</sub> = 1k $\Omega$ .	Figure 5 and Figure 6		12	ns	9, 10, 11
t <sub>PHZ</sub>	Disable Time High to Z	Input pulse = 0V to 3.0V, V <sub>I</sub> = 1.5V, V <sub>O</sub> = V <sub>OH</sub> -0.5V, R <sub>L</sub> = 1k $\Omega$ .	Figure 5 and Figure 6		12	ns	9, 10, 11
t <sub>PZH</sub>	Enable Time Z to High	Input pulse = 0V to 3.0V, $V_I = 1.5V$ , $V_O = 50\%$ , $R_L = 1k\Omega$ .	Figure 5 and Figure 6		20	ns	9, 10, 11
t <sub>PZL</sub>	Enable Time Z to Low	Input pulse = 0V to 3.0V, $V_I = 1.5V$ , $V_O = 50\%$ , $R_L = 1k\Omega$ .	Figure 5 and Figure 6		20	ns	9, 10, 11


(1) Channel-to-Channel Skew, is defined as the difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs.


(2) Chip to chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

#### PARAMETER MEASUREMENT INFORMATION










SNLS205A - NOVEMBER 2011 - REVISED APRIL 2013

# PARAMETER MEASUREMENT INFORMATION (continued)



 $\rm C_L$  includes load and test jig capacitance.

 $S_1 = V_{CC}$  for  $t_{PZL}$ , and  $t_{PLZ}$  measurements.

 $S_1 = Gnd$  for  $t_{PZH}$  and  $t_{PHZ}$  measurements.

### Figure 5. Receiver TRI-STATE Delay Test Circuit




Figure 6. Receiver TRI-STATE Delay Waveforms

6



# DS90LV032AQML

SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

#### **Typical Performance Characteristics**





Figure 7. I<sub>CC</sub> vs Frequency, four channels switching







Figure 8. Typical Common-Mode Range variation with respect to amplitude of differential input







Figure 11. Variation in Low to High Propagation Delay versus V<sub>CM</sub>

TEXAS INSTRUMENTS

www.ti.com

#### **TYPICAL APPLICATION**






Figure 12. Point-to-Point Application

#### **APPLICATION INFORMATION**

General application guidelines and hints for LVDS drivers and receivers may be found in the LVDS Owner's Manual at http://www.ti.com/ww/en/analog/interface/lvds.shtml

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 12. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically the characteristic impedance of the media is in the range of  $100\Omega$ . A termination resistor of  $100\Omega$  should be selected to match the media, and is located as close to the receiver input pins as possible. The termination resistor converts the driver output (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90LV032A differential line receiver is capable of detecting signals as low as 100 mV, over a  $\pm$ 1V common-mode range centered around +1.2V. This is related to the driver offset voltage which is typically +1.2V. The driven signal is centered around this voltage and may shift  $\pm$ 1V around this center point. The  $\pm$ 1V shifting may be the result of a ground potential difference between the driver's ground reference and the receiver's ground reference, the common-mode effects of coupled noise, or a combination of the two. Both receiver input pins have a recommended operating input voltage range of 0V to +2.4V (measured from each pin to ground), exceeding these limits may turn on the ESD protection circuitry which will clamp the bus voltages.

### POWER DECOUPLING RECOMMENDATIONS

Bypass capacitors must be used on power pins. High frequency ceramic (surface mount is recommended)  $0.1\mu$ F in parallel with  $0.01\mu$ F, in parallel with  $0.001\mu$ F at the power supply pin as well as scattered capacitors over the printed circuit board. Multiple vias should be used to connect the decoupling capacitors to the power planes A  $10\mu$ F (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board.

#### PC BOARD CONSIDERATIONS

Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, TTL signals.

Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (LVDS port side) connectors as possible.

#### **DIFFERENTIAL TRACES**

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs should be < 10mm long). This will help eliminate reflections and ensure noise is coupled as common-mode. Lab experiments show that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.



SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number of vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

#### TERMINATION

Use a resistor which best matches the differential impedance of your transmission line. The resistor should be between  $90\Omega$  and  $130\Omega$ . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work without resistor termination. Typically, connect a single resistor across the pair at the receiver end.

Surface mount 1% to 2% resistors are best. PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be <10mm (12mm MAX)

#### PROBING LVDS TRANSMISSION LINES

Always use high impedance (>  $100k\Omega$ ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will give deceiving results.

#### CABLES AND CONNECTORS, GENERAL COMMENTS

When choosing cable and connectors for LVDS it is important to remember:

Use controlled impedance media. The cables and connectors you use should have a matched differential impedance of about  $100\Omega$ . They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the receiver. For cable distances < 0.5M, most cables can be made to work effectively. For distances  $0.5M \le d \le 10M$ , CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.

#### FAIL-SAFE FEATURE

The LVDS receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

- 1. **Open Input Pins.** The DS90LV032A is a quad receiver device, and if an application requires only 1, 2 or 3 receivers, the unused channel(s) inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will ensure a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a TRI-STATE or power-off condition, the receiver output will again be in a HIGH state, even with the end of cable 100Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable will offer better balance than flat ribbon cable.

Copyright © 2011–2013, Texas Instruments Incorporated



3. **Shorted Inputs.** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pull up and pull down resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pull up and pull down resistors should be in the  $5k\Omega$  to  $15k\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2V (less than 1.75V) to be compatible with the internal circuitry.

The footprint of the DS90LV032A is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver.

Pin No.	Name	Description			
2, 6, 10, 14	R <sub>I+</sub>	Non-inverting receiver input pin			
1, 7, 9, 15	R <sub>I-</sub>	Inverting receiver input pin			
3, 5, 11, 13	R <sub>O</sub>	Receiver output pin			
4	En	Active high enable pin, OR-ed with En*			
12	En*	Active low enable pin, OR-ed with En			
16	V <sub>CC</sub>	Power supply pin, +3.3V ± 0.3V			
8	Gnd	Ground pin			

#### **PIN DESCRIPTIONS**



SNLS205A-NOVEMBER 2011-REVISED APRIL 2013

# **REVISION HISTORY**

Cł	nanges from Original (April 2013) to Revision A P	age
•	Changed layout of National Data Sheet to TI format	10



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9865201QFA	ACTIVE	CFP	NAD	16	19	TBD	Call TI	Call TI	-55 to 85	(DS90LV031AW ~ DS90LV032AW) -QML Q (5962-98651 ~ 5962-98652) 01QFA ACO 01QFA >T	Samples
DS90LV032AW-MLS	ACTIVE	CFP	NAD	16	19	TBD	Call TI	Call TI	-55 to 85	DS90LV032AW- MLS ACO MLS >T	Samples
DS90LV032AW-QML	ACTIVE	CFP	NAD	16	19	TBD	Call TI	Call TI	-55 to 85	(DS90LV031AW ~ DS90LV032AW) -QML Q (5962-98651 ~ 5962-98652) 01QFA ACO 01QFA >T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DS90LV032AQML, DS90LV032AQML-SP :

- Military: DS90LV032AQML
- Space: DS90LV032AQML-SP

NOTE: Qualified Version Definitions:

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated