

Sample &

Buy



## INA200, INA201, INA202

Design

Reference

SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015

# INA20x High-Side Measurement Current-Shunt Monitor With Open-Drain Comparator and Reference

Technical

Documents

## 1 Features

- Complete Current Sense Solution
- Three gain Options Available:
  - INA200 = 20 V/V
  - INA201 = 50 V/V
  - INA202 = 100 V/V
- 0.6-V Internal Voltage Reference
- Internal Open-Drain Comparator
- Latching Capability on Comparator
- Common-Mode Range: -16 V to 80 V
- High Accuracy: 3.5% Maximum Error Over Temperature
- Bandwidth: 500 kHz (INA200)
- Quiescent Current: 1800 µA (maximum)
- Packages: SOIC-8, VSSOP-8

## 2 Applications

- Notebook Computers
- Cell Phones
- Telecom Equipment
- Automotive
- Power Management
- Battery Chargers
- Welding Equipment

## 3 Description

Tools &

Software

The INA200, INA201, and INA202 devices are highside current-shunt monitors with voltage output and integrated comparator. The INA200–INA202 devices can sense drops across shunts at common-mode voltages from -16 V to 80 V. The INA200–INA202 devices are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with a bandwidth up to 500-kHz.

Support &

Community

2.2

The INA200, INA201, and INA202 devices also incorporate an open-drain comparator and internal reference providing a 0.6-V threshold. External dividers are used to set the current trip point. The comparator includes a latching capability, which can be <u>made transparent</u> by grounding (or leaving open) the RESET pin.


The INA200, INA201, and INA202 devices operate from a single 2.7-V to 18-V supply, drawing a maximum of 1800  $\mu$ A of supply current. Package options include the very small VSSOP-8 and the SOIC-8. All versions are specified over the extended operating temperature range of -40°C to 125°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA200	SOIC (8)	4.90 mm × 3.91 mm
INA201 INA202	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**



# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: Current-Shunt Monitor 4
	6.6	Electrical Characteristics: Comparator 6
	6.7	Electrical Characteristics: General 6
	6.8	Typical Characteristics 8
7	Deta	ailed Description 12
	7.1	Overview 12
	7.2	Functional Block Diagram 12

	7.3	Feature Description	12
	7.4	Device Functional Modes	17
8	Арр	lication and Implementation	20
	8.1	Application Information	20
	8.2	Typical Application	20
9	Pow	ver Supply Recommendations	21
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Dev	vice and Documentation Support	23
	11.1	Related Links	23
	11.2	Community Resources	23
	11.3	Trademarks	23
	11.4	Electrostatic Discharge Caution	23
	11.5	Glossary	23
12		chanical, Packaging, and Orderable rmation	23

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision C (October 2010) to Revision D


Changes from Revision C (October 2010) to Revision D	Page
<ul> <li>Added ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes Application and Implementation section, Power Supply Recommendations section, Layout section, Device a Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li> </ul>	ind
Changes from Revision B (October, 2007) to Revision C	Page

Revised front-page figure ...... 1

Copyright © 2006–2015, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	I/O	DESCRIPTION			
NO.	NAME	1/0	DESCRIPTION			
1	Vs	Analog	Power supply			
2	OUT	Analog output	Output Voltage			
3	CMPIN	Analog input	Comparator input			
4	GND	Analog	Ground			
5	RESET	Analog input	Comparator reset pin, active low			
6	CMP <sub>OUT</sub>	Analog output	Comparator output			
7	V <sub>IN-</sub>	Analog input	Connect to shunt low side			
8	V <sub>IN+</sub>	Analog input	Connect to shunt high side			

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage, V <sub>s</sub>		2.7	18	V
Current-Shunt Monitor	Differential $(V_{IN+}) - (V_{IN-})$	-18	18	V
Analog Inputs, $V_{IN+}$ , $V_{IN-}$	Common Mode <sup>(2)</sup>	-16	80	V
Comparator Analog Input	and Reset Pins <sup>(2)</sup>	GND – 0.3	$(V_{s}) + 0.3$	V
Analog Output, OUT <sup>(2)</sup>		GND – 0.3	$(V_{s}) + 0.3$	V
Comparator Output, OUT	(2)	GND – 0.3	18	V
Input Current Into Any Pir	n <sup>(2)</sup>		5	mA
Operating Temperature		-55	150	°C
Junction Temperature		-65	150	°C
Storage Temperature, T <sub>st</sub>	g	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This voltage may exceed the ratings shown if the current at that pin is limited to 5 mÅ.

SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015

NSTRUMENTS

XAS

## www.ti.com

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	
V <sub>(ESD</sub>	) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}^{(2)}}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage	-16	12	80	V
Vs	Operating supply voltage	2.7	12	18	V
T <sub>A</sub>	Operating free-air temperature	-40	25	125	°C

#### 6.4 Thermal Information

		INA		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGK (SOIC)	UNIT
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	110.5	162.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	50.4	37.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.7	82.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.8	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	51.9	81.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics: Current-Shunt Monitor

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , and CMP<sub>IN</sub> = GND, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>SENSE</sub>	Full-scale sense input voltage	$V_{SENSE} = V_{IN+} - V_{IN-}$		0.15	(V <sub>S</sub> – 0.25) / Gain	V
V <sub>CM</sub>	Common-mode input range	$T_A = -40^{\circ}C$ to 125°C	-16		80	V
CMR Common-mode rejection		$V_{IN+} = -16 \text{ V} \text{ to } 80 \text{ V}$	80	100		dB
CIVIR	Common-mode rejection	$V_{IN+} = 12 \text{ V to } 80 \text{ V},  \text{T}_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	100	123		dB
	Offset voltage, RTI <sup>(1)</sup>	$T_A = 25^{\circ}C$		±0.5	±2.5	mV
V <sub>OS</sub>		$T_A = 25^{\circ}C$ to $125^{\circ}C$			±3	mV
		$T_A = -40^{\circ}C$ to 25°C			±3.5	mV
dV <sub>OS</sub> /dT	Offset voltage, RTI, vs temperature	$T_{MIN}$ to $T_{MAX}$ , $T_A = -40^{\circ}C$ to $125^{\circ}C$		5		µV/°C
PSR	Offset voltage, RTI, vs power supply	$V_{OUT}$ = 2 V, $V_{IN+}$ = 18 V, 2.7 V, $T_A$ = –40°C to 125°C		2.5	100	μV/V
I <sub>B</sub>	Input bias current, V <sub>IN-</sub> pin	$T_A = -40^{\circ}C$ to 125°C		±9	±16	μA

(1) Offset is extrapolated from measurements of the output at 20-mV and 100-mV V<sub>SENSE</sub>.



#### **Electrical Characteristics: Current-Shunt Monitor (continued)**

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , and CMP<sub>IN</sub> = GND, unless otherwise noted.

	PARAMETER	TES	ST CONDITIONS	MIN TYP	MAX	UNIT
$\begin{tabular}{ c c c c } \hline OUTPUT (V_{SENSE} \ge 20 mV) & $$$ INA200 & $$$ 20 & $$$$$ $$$$ $$$ $$$ $$$$ $$					-	
		INA200		20		V/V
G	Gain	INA201		50		V/V
		INA202		100		V/V
		V <sub>SENSE</sub> = 20 mV to 10	00 mV	±0.2%	±1%	
	Gain error	V <sub>SENSE</sub> = 20 mV to 10	00 mV, T <sub>A</sub> = -40°C to 125°C		±2%	
	<b>T</b> (2)	$V_{SENSE}$ = 120 mV, $V_{S}$	= 16 V	±0.75%	±2.2%	
	l otal output error	$V_{\text{SENSE}}$ = 120 mV, $V_{\text{S}}$	= 16 V, T <sub>A</sub> = -40°C to 125°C		±3.5%	
	Nonlinearity error <sup>(3)</sup>	V <sub>SENSE</sub> = 20 mV to 10	00 mV	±0.002%		
Ro	Output impedance			1.5		Ω
	Maximum capacitive load	No Sustained Oscillat	tion	10		nF
ουτρυτ	(V <sub>SENSE</sub> < 20mV) <sup>(4)</sup>	+		•		
			$-16 \text{ V} \leq \text{V}_{\text{CM}} < 0 \text{ V}$	300		mV
		INA200	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq \text{V}_{\text{S}}, \text{ V}_{\text{S}} = 5 \text{ V}$		0.4	V
	Output	INA201	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq \text{V}_{\text{S}}, \text{ V}_{\text{S}} = 5 \text{ V}$		1	V
		INA202	$0 V \le V_{CM} \le V_S, V_S = 5 V$		2	V
			$V_{\rm S} < V_{\rm CM} \le 80 \ V$	300		mV
VOLTAG	E OUTPUT <sup>(5)</sup>	- F				
	Output swing to the positive rail	V <sub>IN-</sub> = 11 V, V <sub>IN+</sub> = 12	2 V, $T_A = -40^{\circ}C$ to 125°C	(V <sub>s</sub> ) – 0.15	(V <sub>s</sub> ) – 0.25	V
	Output wwing to GND <sup>(6)</sup>	$V_{IN-} = 0 V, V_{IN+} = -0.4$	5 V, $T_A = -40^{\circ}$ C to 125°C		(GND) + 0.05	V
FREQUE	NCY RESPONSE					
		INA200	$C_{LOAD} = 5 \text{ pF}$	500		kHz
BW	Bandwidth	INA201	$C_{LOAD} = 5 \text{ pF}$	300		kHz
		INA202	$C_{LOAD} = 5 \text{ pF}$	200		kHz
	Phase margin	$C_{LOAD}$ < 10 nF		40		°C
SR	Slew rate			1		V/µs
	Settling time (1%)	$V_{SENSE} = 10 \text{ mV}_{PP}$ to $C_{LOAD} = 5 \text{ pF}$	100 mV <sub>PP</sub> ,	2		μs
NOISE, F	RTI					
	Voltage noise density			40		nV/√Hz

Total output error includes effects of gain error and V<sub>OS</sub>. (2)

(3)

Linearity is best fit to a straight line. For details on this region of operation, see the *Accuracy Variations* section in the *Device Functional Modes*. (4)

(5) See Figure 8.

(6) Specified by design. SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015

www.ti.com

RUMENTS

## 6.6 Electrical Characteristics: Comparator

At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND, and  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
OFFSET VOLTAGE					
Threshold	T <sub>A</sub> = 25°C	590	608	620	mV
Threshold	$T_A = -40^{\circ}C$ to $125^{\circ}C$	586		625	mV
Hysteresis <sup>(1)</sup>	$T_A = -40^{\circ}C$ to $85^{\circ}C$		-8		mV
INPUT BIAS CURRENT <sup>(2)</sup>					
Input bias current, VMP <sub>in</sub> PIN			0.005	10	nA
Input bias current, VMP <sub>in</sub> PIN, vs temperature	$T_A = -40^{\circ}C$ to $125^{\circ}C$			15	nA
INPUT VOLTAGE RANGE					
Input voltage range, VMP <sub>in</sub> PIN		0	V to V <sub>S</sub> – 1.5 V		V
OUTPUT (OPEN-DRAIN)					
Large-signal differential voltage gain	CMP V <sub>OUT</sub> 1 V to 4 V, R <sub>L</sub> ≥ 15 k $\Omega$ Connected to 5 V		200		V/mV
I <sub>LKG</sub> High-level leakage current <sup>(3)(4)</sup>	$V_{ID} = 0.4 \text{ V}, V_{OH} = V_{S}$		0.0001	1	μA
V <sub>OL</sub> Low-level output voltage <sup>(3)</sup>	$V_{ID} = -0.6 \text{ V}, I_{OL} = 2.35 \text{ mA}$		220	300	mV
RESPONSE TIME					
Response time <sup>(5)</sup>	$R_L$ to 5 V, $C_L$ = 15 pF, 100-mV Input Step with 5-mV Overdrive		1.3		μs
RESET					
RESET threshold <sup>(6)</sup>			1.1		V
Logic input impedance			2		MΩ
Minimum RESET pulse width			1.5		μs
RESET propagation delay			3		μs

(1) Hysteresis refers to the threshold (the threshold specification applies to a rising edge of a noninverting input) of a falling edge on the noninverting input of the comparator; refer to Figure 1.

(2) Specified by design.

(3) V<sub>ID</sub> refers to the differential voltage at the comparator inputs.

- (4) Open-drain output can be pulled to the range of 2.7 to 18 V, regardless of  $V_{S}$ .
- (5) The <u>comparator</u> response time specified is the interval between the <u>input step</u> function and the instant when the output crosses 1.4 V.
   (6) The RESET input has an internal 2 MΩ (typical) pull-down. Leaving RESET open results in a LOW state, with transparent comparator operation.

### 6.7 Electrical Characteristics: General


At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{CM} = 12$  V,  $V_{SENSE} = 100$  mV,  $R_L = 10$  k $\Omega$  to GND,  $R_{PULL-UP} = 5.1$  k $\Omega$  connected from CMP<sub>OUT</sub> to  $V_S$ , and CMP<sub>IN</sub> = 1 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWE	R SUPPLY					
Vs	Operating power supply	$T_A = -40^{\circ}C$ to 125°C	2.7		18	V
	Quiescent current	V <sub>OUT</sub> = 2 V		1350	1800	μA
IQ		$V_{SENSE} = 0 \text{ mV}, T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			1850	μA
	Comparator power-on reset threshold <sup>(1)</sup>			1.5		V
TEMP	ERATURE		+			
	Specified temperature		-40		125	°C
	Operating temperature		-55		150	°C
	Storage temperature		-65		150	°C
•	Thermal register of	VSSOP-8 Surface-Mount		200		°C/W
$\theta_{JA}$	Thermal resistance	SOIC-8		150		°C/W

(1) The INA200, INA201, and INA202 are designed to power-up with the comparator in a defined reset state as long as RESET is open or grounded. The comparator is in reset as long as the power supply is below the voltage shown here. The comparator assumes a state based on the comparator input above this supply voltage. If RESET is high at power-up, the comparator output comes up high and requires a reset to assume a low state, if appropriate.

6





Hysteresis =  $V_{THRESHOLD} - 8mV$ 

Figure 1. Typical Comparator Hysteresis

Texas Instruments


#### INA200, INA201, INA202

SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015

www.ti.com


### 6.8 Typical Characteristics


At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{IN+} = 12$  V, and  $V_{SENSE} = 100$  mV, unless otherwise noted.






## **Typical Characteristics (continued)**






## **Typical Characteristics (continued)**


At  $T_A = 25^{\circ}$ C,  $V_S = 12$  V,  $V_{IN+} = 12$  V, and  $V_{SENSE} = 100$  mV, unless otherwise noted.





#### **Typical Characteristics (continued)**








## 7 Detailed Description

#### 7.1 Overview

The INA200, INA201, and INA202 devices are high-side current-shunt monitors with voltage output. The INA200–INA202 devices can sense drops across shunts at common-mode voltages from –16 V to 80 V. The INA200–INA202 devices are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth. The INA200, INA201, and INA202 devices also incorporate an open-drain comparator and internal reference providing a 0.6-V threshold. External dividers are used to set the current trip point. The comparator includes a latching capability, which can be made transparent by grounding (or leaving open) the RESET pin. The INA200, INA201, and INA202 devices operate from a single 2.7 to 18-V supply, drawing a maximum of 1800  $\mu$ A of supply current. Package options include the very small MSOP-8 and the SO-8. All versions are specified over the extended operating temperature range of –40°C to 125°C.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Basic Connections

Figure 26 shows the basic connections of the INA200, INA201, and INA202 devices. The input pins,  $V_{IN+}$  and  $V_{IN-}$ , should be connected as closely as possible with kelvin connections to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.



INA200, INA201, INA202

SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015




Figure 26. INA200 Basic Connections

### 7.3.2 Selecting R<sub>s</sub>

The value chosen for the shunt resistor, R<sub>s</sub>, depends on the application and is a compromise between smallsignal accuracy and maximum permissible voltage loss in the measurement line. High values of R<sub>S</sub> provide better accuracy at lower currents by minimizing the effects of offset, while low values of R<sub>S</sub> minimize voltage loss in the supply line. For most applications, best performance is attained with an Rs value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is 500 mV, but output voltage is limited by supply.


### 7.3.3 Comparator


The INA200, INA201, and INA202 devices incorporate an open-drain comparator. This comparator typically has 2 mV of offset and a 1.3-µs (typical) response time. The output of the comparator latches and is reset through the RESET pin; see Figure 28.



#### INA200, INA201, INA202 SBOS374D-NOVEMBER 2006-REVISED OCTOBER 2015

www.ti.com









Figure 28. Comparator Latching Capability





NOTE: Q<sub>1</sub> cascodes the comparator output to drive a high-side FET (the 2N3904 shown is good up to 60V). The shunt could be located in any one of the three locations shown. The latching capability should be used in shutdown applications to prevent oscillation at the trip point.

Figure 29. High-Side Switch Overcurrent Shutdown

INA200, INA201, INA202 SBOS374D – NOVEMBER 2006 – REVISED OCTOBER 2015

www.ti.com






Figure 30. Bidirectional Overcurrent Comparator



#### 7.4 Device Functional Modes

#### 7.4.1 Input Filtering

INA200, INA201, INA202 SBOS374D – NOVEMBER 2006 – REVISED OCTOBER 2015

An obvious and straightforward location for filtering is at the output of the INA200, INA201, and INA202 series; however, this location negates the advantage of the low output impedance of the internal buffer. The only other option for filtering is at the input pins of the INA200, INA201, and INA202 devices, which is complicated by the internal 5 k $\Omega$  + 30% input impedance; this is illustrated in Figure 27. Using the lowest possible resistor values minimizes both the initial shift in gain and effects of tolerance. The effect on initial gain is given by Equation 1:

Gain Error % = 100 - 
$$\left[100 \times \frac{5k\Omega}{5k\Omega + R_{FILT}}\right]$$
 (1)

Total effect on gain error can be calculated by replacing the 5-k $\Omega$  term with 5 k $\Omega$  – 30%, (or 3.5 k $\Omega$ ) or 5 k $\Omega$  + 30% (or 6.5 k $\Omega$ ). The tolerance extremes of R<sub>FILT</sub> can also be inserted into the equation. If a pair of 100  $\Omega$  1% resistors are used on the inputs, the initial gain error will be 1.96%. Worst-case tolerance conditions will always occur at the lower excursion of the internal 5-k $\Omega$  resistor (3.5 k $\Omega$ ), and the higher excursion of R<sub>FILT</sub> – 3% in this case.

The specified accuracy of the INA200, INA201, and INA202 devices must then be combined in addition to these tolerances. While this discussion treated accuracy worst-case conditions by combining the extremes of the resistor values, it is appropriate to use geometric mean or root sum square calculations to total the effects of accuracy variations.

### 7.4.2 Accuracy Variations as a Result of V<sub>SENSE</sub> and Common-Mode Voltage

The accuracy of the INA200, INA201, and INA202 current shunt monitors is a function of two main variables:  $V_{SENSE}$  ( $V_{IN+} - V_{IN-}$ ) and common-mode voltage,  $V_{CM}$ , relative to the supply voltage,  $V_{S}$ .  $V_{CM}$  is expressed as ( $V_{IN+} + V_{IN-}$ )/2; however, in practice,  $V_{CM}$  is seen as the voltage at  $V_{IN+}$  because the voltage drop across  $V_{SENSE}$  is usually small.

This section addresses the accuracy of these specific operating regions:

- Normal Case 1:  $V_{SENSE} \ge 20 \text{ mV}, V_{CM} \ge V_S$
- Normal Case 2:  $V_{SENSE} \ge 20 \text{ mV}$ ,  $V_{CM} < V_S$
- Low  $V_{SENSE}$  Case 1:  $V_{SENSE} < 20 \text{ mV}$ , -16 V  $\leq V_{CM} < 0$
- Low  $V_{SENSE}$  Case 2:  $V_{SENSE}$  < 20 mV, 0 V  $\leq$   $V_{CM} \leq$   $V_S$
- Low  $V_{SENSE}$  Case 3:  $V_{SENSE} < 20 \text{ mV}$ ,  $V_S < V_{CM} \le 80 \text{ V}$

### 7.4.2.1 Normal Case 1: $V_{SENSE} \ge 20 \text{ mv}, V_{CM} \ge V_S$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 2.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100 \text{mV} - 20 \text{mV}}$$

where

- $V_{OUT1}$  = Output Voltage with  $V_{SENSE}$  = 100 mV
- V<sub>OUT2</sub> = Output Voltage with V<sub>SENSE</sub> = 20 mV

Then the offset voltage is measured at  $V_{SENSE} = 100 \text{ mV}$  and referred to the input (RTI) of the current shunt monitor, as shown in *Electrical Characteristics: Current-Shunt Monitor*.

$$V_{OS}RTI (Referred-To-Input) = \left(\frac{V_{OUT1}}{G}\right) - 100mV$$
 (3)

In the *Typical Characteristics*, *Figure* 7 curve shows the highest accuracy for the this region of operation. In this plot,  $V_S = 12$  V; for  $V_{CM} \ge 12$  V, the output error is at its minimum. This case is also used to create the  $V_{SENSE} \ge 20$ -mV output specifications in *Electrical Characteristics: Current-Shunt Monitor*.

(2)



#### **Device Functional Modes (continued)**

#### 7.4.2.2 Normal Case 2: $V_{SENSE} \ge 20 \text{ mv}, V_{CM} < V_S$

This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the part functions, as seen in the *Figure* 7 curve (Figure 7). As noted, for this graph  $V_S = 12$  V; for  $V_{CM} < 12$  V, the Output Error increases as  $V_{CM}$  becomes less than 12 V, with a typical maximum error of 0.005% at the most negative  $V_{CM} = -16$  V.

#### 7.4.2.3 Low $V_{SENSE}$ Case 1: $V_{SENSE} < 20 \text{ mV}$ , -16 V $\leq V_{CM} < 0$ ; and Low $V_{SENSE}$ Case 3: $V_{SENSE} < 20 \text{ mV}$ , $V_S < V_{CM} \leq 80 \text{ V}$

Although the INA200 family of devices are not designed for accurate operation in either of these regions, some applications are exposed to these conditions. For example, when monitoring power supplies that are switched on and off while  $V_S$  is still applied to the INA200, INA201, or INA202 devices, it is important to know what the behavior of the devices will be in these regions.

As  $V_{SENSE}$  approaches 0 mV, in these  $V_{CM}$  regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of  $V_{OUT}$  = 300 mV for  $V_{SENSE}$  = 0 mV. As  $V_{SENSE}$  approaches 20 mV,  $V_{OUT}$  returns to the expected output value with accuracy as specified in the *Electrical Characteristics: Current-Shunt Monitor*. Figure 31 illustrates this effect using the INA202 (Gain = 100).





Figure 31. Example For Low V<sub>SENSE</sub> Cases 1 and 3 (INA202, Gain = 100)

### 7.4.2.4 Low $V_{SENSE}$ Case 2: $V_{SENSE} < 20 \text{ mV}$ , $0 \text{ V} \le V_{CM} \le V_S$

This region of operation is the least accurate for the INA200 family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One op amp front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region,  $V_{OUT}$  approaches voltages close to linear operation levels for Normal Case 2. This deviation from linear operation becomes greatest the closer  $V_{SENSE}$  approaches 0 V. Within this region, as  $V_{SENSE}$  approaches 20 mV, device operation is closer to that described by Normal Case 2. Figure 32 illustrates this behavior for the INA202. The  $V_{OUT}$  maximum peak for this case is tested by maintaining a constant  $V_S$ , setting  $V_{SENSE} = 0$  mV and sweeping  $V_{CM}$  from 0 V to  $V_S$ . The exact  $V_{CM}$  at which  $V_{OUT}$  peaks during this test varies from part to part, but the  $V_{OUT}$  maximum peak is tested to be less than the specified  $V_{OUT}$  tested limit.



#### **Device Functional Modes (continued)**



NOTE: (1) INA200 V<sub>OUT</sub> Tested Limit = 0.4V. INA201 V<sub>OUT</sub> Tested Limit = 1V.

Figure 32. Example For Low V<sub>SENSE</sub> Case 2 (INA202, Gain = 100)

#### 7.4.3 Transient Protection

The -16 to 80-V common-mode range of the INA200, INA201, and INA202 devices is ideal for withstanding automotive fault conditions ranging from 12-V battery reversal up to 80-V transients, since no additional protective components are needed up to those levels. In the event that the INA200, INA201, and INA202 devices are exposed to transients on the inputs in excess of their ratings, then external transient absorption with semiconductor transient absorbers (such as Zeners) will be necessary. Use of MOVs or VDRs is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it will never allow the INA200, INA201, and INA202 devices to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage due to transient absorber dynamic impedance). Despite the use of internal Zener-type ESD protection, the INA200, INA201, and INA202 devices do not lend themselves to using external resistors in series with the inputs since the internal gain resistors can vary up to ±30%. (If gain accuracy is not important, then resistors can be added in series with the INA200, INA201, and INA202, INA201, and INA202 inputs with two equal resistors on each input.)

#### 7.4.4 Output Voltage Range

The output of the INA200, INA201, and INA202 devices is accurate within the output voltage swing range set by the power supply pin,  $V_s$ . This performance is best illustrated when using the INA202 (a gain of 100 version), where a 100-mV full-scale input from the shunt resistor requires an output voltage swing of 10 V, and a power-supply voltage sufficient to achieve 10 V on the output.



## 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The INA20x series is designed to enable easy configuration for detecting overcurrent conditions and current monitoring in an application. This device is individually targeted towards overcurrent detection of a single threshold. However, this device can also be paired with additional devices and circuitry to create more complex monitoring functional blocks.

## 8.2 Typical Application



NOTE: In this case,  ${\rm Q}_1$  is used to invert the comparator output.

#### Figure 33. Low-Side Switch Overcurrent Shutdown

#### 8.2.1 Design Requirements

The device measures current through a resistive shunt with current flowing in one direction, thus enabling detection of an overcurrent event only when the differential input voltage exceeds the threshold limit. When the current reaches the set limit of the divider  $R_1/R_2$ , the output of  $CMP_{OUT}$  will transition high which will turn Q1 on and pull the gate of the Pass-FET low and turn off the flow off current.



#### **Typical Application (continued)**

#### 8.2.2 Detailed Design Procedure

Figure 33 shows the basic connections of the device. The input terminals, IN+ and IN –, should be connected as closely as possible to the current-sensing resistor to minimize any resistance in series with the shunt resistance. Additional resistance between the current-sensing resistor and input terminals can result in errors in the measurement. When input current flows through this external input resistance, the voltage developed across the shunt resistor can differ from the voltage reaching the input terminals.

Use the Gain of the INA20x and shunt value to calculate the OUT voltage for the desired trip current. Configure R1 and R2 so that the current trip point is equal the 0.6-V reference voltage.

#### 8.2.3 Application Curve




Figure 34. Low-Side Switch Overcurrent Shutdown Response

## 9 Power Supply Recommendations

The input circuitry of the INA200, INA201, and INA202 devices can accurately measure beyond the power-supply voltage,  $V_s$ . For example, the  $V_s$  power supply can be 5 V, whereas the load power-supply voltage is up to 80 V. The output voltage range of the OUT pin, however, is limited by the voltages on the power-supply pin.

TEXAS INSTRUMENTS

www.ti.com

## 10 Layout

#### **10.1 Layout Guidelines**

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
  ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
  the current-sensing resistor commonly results in additional resistance present between the input pins. Given
  the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause
  significant measurement errors.
- The power-supply bypass capacitor must be placed as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

### **10.2 Layout Example**




Figure 35. INA20x Layout Example



## **11** Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
INA200	Click here	Click here	Click here	Click here	Click here		
INA201	Click here	Click here	Click here	Click here	Click here		
INA202	Click here	Click here	Click here	Click here	Click here		

#### Table 1. Related Links

### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### **11.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)			_	Qty	(2)	(6)	(3)		(4/5)	
INA200AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A	Samples
INA200AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A	Samples
INA200AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH	Samples
INA200AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH	Samples
INA200AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH	Samples
INA200AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQH	Samples
INA200AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A	Samples
INA200AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 200A	Samples
INA201AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A	Samples
INA201AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A	Samples
INA201AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQJ	Samples
INA201AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQJ	Samples
INA201AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQJ	Samples
INA201AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQJ	Samples
INA201AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A	Samples
INA201AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 201A	Samples
INA202AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A	Samples



15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA202AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQL	Samples
INA202AIDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQL	Samples
INA202AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQL	Samples
INA202AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A	Samples
INA202AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA 202A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



15-Apr-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA200, INA201, INA202 :

• Automotive: INA200-Q1, INA201-Q1, INA202-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA200AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA200AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA200AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA201AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA201AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA202AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA202AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

28-Sep-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA200AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA200AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA200AIDR	SOIC	D	8	2500	367.0	367.0	35.0
INA201AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA201AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA201AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA201AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
INA201AIDR	SOIC	D	8	2500	367.0	367.0	35.0
INA202AIDGKR	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA202AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA202AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
INA202AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA202AIDR	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated