













INA203, INA204, INA205

SBOS393E - MARCH 2007 - REVISED NOVEMBER 2015

INA20x Unidirectional Measurement Current-Shunt Monitor With Dual Comparators

Features

- Complete Current Sense Solution
- Three Gain Options Available:
 - INA203 = 20 V/V
 - INA204 = 50 V/V
 - INA205 = 100 V/V
- **Dual Comparators:**
 - Comparator 1 With Latch
 - Comparator 2 With Optional Delay
- Common-Mode Range: -16 V to 80 V
- High Accuracy: 3.5% (Maximum) Over
 - Temperature
- Bandwidth: 500 kHz
- Quiescent Current: 1.8 mA
- Packages: SO-14, TSSOP-14, VSSOP-10

Applications

- Notebook Computers
- Cell Phones
- Telecom Equipment
- Automotive
- **Power Management**
- **Battery Chargers**
- Welding Equipment

3 Description

The INA203, INA204, and INA205 are a family of unidirectional current-shunt monitors with voltage output, dual comparators, and voltage reference. The INA203, INA204, and INA205 can sense drops across shunts at common-mode voltages from -16 V to 80 V. The INA203, INA204, and INA205 are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth.

The INA203, INA204, and INA205 also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output.

The INA203, INA204, and INA205 operate from a single 2.7-V to 18-V supply. They are specified over the extended operating temperature range of -40°C to 125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA203.	SOIC (14)	8.65 mm × 3.91 mm
INA204,	VSSOP (10)	3.00 mm × 3.00 mm
INA205	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Co	ntents
-------------	--------

1	Features 1		8.2 Functional Block Diagrams	
2	Applications 1		8.3 Feature Description	14
3	Description 1		8.4 Device Functional Modes	18
4	Revision History2	9	Application and Implementation	22
5	Device Comparison3		9.1 Application Information	22
6	Pin Configuration and Functions4		9.2 Typical Application	22
7	_	10	Power Supply Recommendations	24
′	Specifications 5	11	Layout	
	7.1 Absolute Maximum Ratings 5		11.1 Layout Guidelines	
	7.2 ESD Ratings		11.2 Layout Example	
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	
	7.4 Thermal Information		12.1 Related Links	
	7.5 Electrical Characteristics: Current-Shunt Monitor 6		12.2 Community Resources	
	7.6 Electrical Characteristics: Comparator		12.3 Trademarks	
	7.7 Electrical Characteristics: Reference		12.4 Electrostatic Discharge Caution	
	7.8 Electrical Characteristics: General9		12.5 Glossary	
	7.9 Typical Characteristics	42	•	20
8	Detailed Description 14	13	Mechanical, Packaging, and Orderable Information	25
	8.1 Overview 14		IIIIOIIIIauoii	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2009) to Revision E Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 1 Moved thermal values from Electrical Characteristics: General to Thermal Information table. Removed duplicate storage temperature parameter. 9 Changes from Revision C (October 2007) to Revision D



5 Device Comparison

Table 1. Device Gain

DEVICE	GAIN
INA203	20 V/V
INA204	50 V/V
INA205	100 V/V

Table 2. Related Products


FEATURES	PRODUCT
Variant of INA203-INA205 Comparator 2 polarity	INA206-INA208
Current-shunt monitor with single Comparator and V _{REF}	INA200-INA202
Current-shunt monitor only	INA193-INA198
Current-shunt monitor with split stages for filter options	INA270-INA271

Copyright © 2007–2015, Texas Instruments Incorporated



6 Pin Configuration and Functions

D and PW Packages 14-Pin SOIC and TSSOP Top View 0 1 14 V_{IN+} OUT 2 13 V_{IN-} 1.2V REF CMP1 IN-/0.6V REF 1.2V REF OUT 12 CMP1 IN+ CMP1 OUT 4 11 CMP2 OUT CMP2 IN+ 10 CMP2 DELAY CMP2 IN-/0.6V REF 6 9 CMP1 RESET 8 GND



Pin Functions

	PIN				
NAME	SOIC, TSSOP	VSSOP	I/O	DESCRIPTION	
V_s	1	1	I	Power Supply	
OUT	2	2	0	Output voltage	
CMP1 IN-/0.6 V Ref	3	_	1	Comparator 1 negative input, can be used to override the internal 0.6-V reference	
CMP1 IN+	4	3	ı	Comparator 1 positive input	
CMP2 IN+	5	_	ı	Comparator 2 positive input	
CMP2 IN-	_	4	ı	Comparator 2 negative input	
CMP2 IN-/0.6- V Ref	6	_	I	Comparator 2 negative input, can be used to override the internal 0.6-V reference	
GND	7	5	ı	Ground	
CMP1 RESET	8	6	ı	Comparator 1 ouput reset, active low	
CMP2 DELAY	9	_	ı	Connect an optional capacitor to adjust comparator 2 delay	
CMP2 OUT	10	7	0	Comparator 2 output	
CMP1 OUT	11	8	0	Comparator 1 output	
1.2-V REF OUT	12	_	0	1.2-V reference output	
VIN-	13	9	I	Connect to shunt low side	
VIN+	14	10	I	Connect to shunt high side	



7 Specifications

7.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
Supply Voltage, V _s			18	V
Current-Shunt Monitor Analog	Differential (V _{IN+}) – (V _{IN} –)	-18	18	V
Inputs, V _{IN+} and V _{IN-}	Common-Mode	-16	80	18 V 18 V
Comparator Analog Input and Reset Pins		GND - 0.3	(Vs) + 0.3	V
Analog Output, Out Pin		GND - 0.3	(Vs) + 0.3	V
Comparator Output, Out Pin		GND - 0.3	18	V
V _{REF} and CMP2 Delay Pin		GND - 0.3	10	V
Input Current Into Any Pin			5	mA
Operating Temperature		-55	150	°C
Junction Temperature		-65	150	°C
Storage temperature, T _{stq}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±4000	
V _{(E}	SD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Vcm Common-mode input voltage	-16	12	80	V
Vs Operating supply voltage	2.7	12	18	٧
T _A Operating free-air temperature	-40	25	125	°C

7.4 Thermal Information

			INA20x				
	THERMAL METRIC (1)	D (SOIC)	DGS (VSSOP)	PW (TSSOP)	UNIT		
		14 PINS	10 PINS	14 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.9	161.3	112.6	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44	36.8	37.2	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	39.4	82.3	55.4	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	10.3	1.3	2.7	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	39.1	80.8	54.7	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	150	200	150	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2007-2015, Texas Instruments Incorporated

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics: Current-Shunt Monitor

At T_A = 25°C, V_S = 12 V, V_{CM} = 12 V, V_{SENSE} = 100 mV, R_L = 10 k Ω to GND, R_{pullup} = 5.1 k Ω each connected from CMP1 OUT and CMP2 OUT to V_S , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.

Full-Scale Sense Input	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Voltage	INPUT							
125°C 100 100 123 100 1		V _{SENSE}	V _{SENSE} = V _{IN+} - V _{IN-}			0.15	(V _S – 0.25)/Gain	V
Ratio		V _{CM}		$T_A = -40$ °C to 125°C	-16		80	V
Offset Voltage, RTI (**) V _{OS} ±0.5		CMRR	$V_{CM} = -16 \text{ V to } 80 \text{ V}$		80	100		dB
25°C to 125°C	Over Temperature		V _{CM} = 12 V to 80 V		100	123		dB
-40°C to 25°C vs Temperature dVos/dT T _{MIN} to T _{MAX} T _A = -40°C to 125°C vs Power Supply PSR V _{OUT} = 2 V, V _{CM} = 18 V, 2.7 V 125°C 1.5	Offset Voltage, RTI (1)	Vos				±0.5	±2.5	mV
$ vs \ Temperature dV_{OS}/dT T_{MIN} \ to \ T_{MAX} \qquad T_A = -40^{\circ}C \ to \ 125^{\circ}C \qquad \qquad 5 \qquad \qquad \mu V/V_{OM} = 18 \ V. \ 2.7 \ V \qquad T_A = -40^{\circ}C \ to \ 125^{\circ}C \qquad \qquad 2.5 \qquad 100 \mu V/V_{OM} = 18 \ V. \ 2.7 \ V \qquad T_A = -40^{\circ}C \ to \qquad \qquad 2.5 \qquad 100 \mu V/V_{OM} = 18 \ V. \ 2.7 \ V \qquad T_A = -40^{\circ}C \ to \qquad \qquad 2.5 \qquad 100 \mu V/V_{OM} = 18 \ V. \ 2.7 \ V \qquad T_A = -40^{\circ}C \ to \qquad \qquad 2.5 \qquad 100 \mu V/V_{OM} = 16 V/V_{OM} = 18 \ V. \ 2.7 \ V \qquad T_A = -40^{\circ}C \ to \qquad \qquad 1.0 \qquad 1$	25°C to 125°C						±3	mV
vs Temperature 0 Vout = 2 V, Vout = 2 V, Vout = 125°C 125°C 2.5 100 μ/V Input Bias Current, Vout input Bias Current, Vout input Bias Current, Vout input Bias Current, Vout in Input Bias Current, Vout Bias Current, Vo	-40°C to 25°C						±3.5	mV
Input Bias Current, Input Bias Curren	vs Temperature	dV _{OS} /dT	T _{MIN} to T _{MAX}			5		μV/°C
V _{IN} -Pin ¹B 125°C ±8 ±10 μ OUTPUT (V _{SENSE} ≥ 20 mV) Gain: G	vs Power Supply	PSR				2.5	100	μV/V
Gain: G INA203 20 V/V INA204 50 V/V INA205 100 V/V Gain Error VSENSE = 20 mV to 100 mV ±0.2% ±1% Over Temperature VSENSE = 20 mV to 100 mV $T_A = -40^{\circ}\text{C to}$ 125°C ±2% Total Output Error (2) VSENSE = 120 mV, VS = 16 V ±0.75% ±2.2% Over Temperature VSENSE = 120 mV, VS = 16 V ±1.5 m ±3.5% Nonlinearity Error (3) VSENSE = 20 mV to 100 mV ±0.002% Output Impedance, Pin 2 Ro No Sustained Oscillation 1.5 m Maximum Capacitive Load No Sustained Oscillation 10 mE OUTPUT (Vsense < 20 mV) (4)		I_{B}				±9	±16	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OUTPUT (V _{SENSE} ≥ 20 m	ıV)			·			
INA204	Gain:	G						
INA205	INA203					20		V/V
	INA204					50		V/V
Error VSENSE = 20 mV to 100 mV ±0.2% ±1% Over Temperature VSENSE = 20 mV to 100 mV ±2% Total Output Error (2) VSENSE = 120 mV, VSENSE = 120 mV, VSENSE = 120 mV, VSENSE = 120 mV, VSENSE = 120 mV to 100 mV ±0.75% ±2.2% Nonlinearity Error (3) VSENSE = 20 mV to 100 mV ±0.002% Output Impedance, Pin 2 Ro 1.5 Ω Maximum Capacitive Load No Sustained Oscillation 10 nf OUTPUT (Vsense < 20 mV) (4)	INA205					100		V/V
Total Output Error (2) $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 120 \text{ mV}, V_{S} = 16 \text{ V}$ $V_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ to 100 mV $v_{SENSE} = 20 \text{ mV}$ $v_{SENS} = 20 \text{ mV}$ $v_{SENS} = 20 \text{ mV}$ $v_{SENS} = 20$			V _{SENSE} = 20 mV to 10	00 mV		±0.2%	±1%	
Over Temperature $V_S = 16 \text{ V}$ $T_A = -40^{\circ}\text{C}$ to 125°C ±3.5% Nonlinearity Error (3) $V_{SENSE} = 20 \text{ mV to } 100 \text{ mV}$ ±0.002% Output Impedance, Pin 2 R _O 1.5 Ω Maximum Capacitive Load No Sustained Oscillation 10 nr OUTPUT (V _{SENSE} < 20 mV) (4)	Over Temperature		V _{SENSE} = 20 mV to 100 mV				±2%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Output Error (2)		$V_{SENSE} = 120 \text{ mV},$ $V_{S} = 16 \text{ V}$			±0.75%	±2.2%	
Output Impedance, Pin 2 Ro 1.5 Ω Maximum Capacitive Load No Sustained Oscillation 10 nF OUTPUT (V _{SENSE} < 20 mV) (4)	Over Temperature		V_{SENSE} = 120 mV, V_{S} = 16 V				±3.5%	
Maximum Capacitive Load No Sustained Oscillation 10 nF OUTPUT (V _{SENSE} < 20 mV) (4) INA203, INA204, INA205 $-16 \lor ≤ \lor_{CM} < 0 \lor$ 300 m³ INA203 $0 \lor ≤ \lor_{CM} ≤ \lor_S, \lor_S = 5 \lor$ 0.4 V INA204 $0 \lor ≤ \lor_{CM} ≤ \lor_S, \lor_S = 5 \lor$ 1 V INA205 $0 \lor ≤ \lor_{CM} ≤ \lor_S, \lor_S = 5 \lor$ 2 V INA203, INA204, INA205 $V_S < V_{CM} ≤ 80 \lor$ 300 m³ VOLTAGE OUTPUT (5) $V_{IN-} = 11 \lor$ $V_{IN-} = 1$	Nonlinearity Error (3)		$V_{SENSE} = 20 \text{ mV to } 10$	00 mV		±0.002%		
OUTPUT ($V_{SENSE} < 20 \text{ mV}$) (4) INA203, INA204, INA205 $-16 \ V \le V_{CM} < 0 \ V$ 300 m² INA203 $0 \ V \le V_{CM} \le V_S, \ V_S = 5 \ V$ 0.4 V INA204 $0 \ V \le V_{CM} \le V_S, \ V_S = 5 \ V$ 1 V INA205 $0 \ V \le V_{CM} \le V_S, \ V_S = 5 \ V$ 2 V INA203, INA204, INA205 $V_S < V_{CM} \le 80 \ V$ 300 m² VOLTAGE OUTPUT (5) Output Swing to the Positive Rail $V_{IN-} = 11 \ V, \ V_{IN+} = 12 \ V$ $V_{IN-} = 40 \ C$ to $V_{IN-} = 40 \ C$	Output Impedance, Pin 2	R_{O}				1.5		Ω
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Maximum Capacitive Loa	d	No Sustained Oscillat	ion		10		nF
INA203	OUTPUT (V _{SENSE} < 20 m	V) ⁽⁴⁾			·			
INA204	INA203, INA204, INA205		-16 V ≤ V _{CM} < 0 V			300		mV
INA204	INA203			5 V			0.4	V
INA205 0 $V \le V_{CM} \le V_S$, $V_S = 5 V$ 2 V INA203, INA204, INA205 $V_S < V_{CM} \le 80 V$ 300 m\] VOLTAGE OUTPUT (5) Output Swing to the Positive Rail $V_{IN-} = 11 V$, $V_{IN-} = 12 V$ $V_{IN-} = 12 V$ $V_{IN-} = 12 V$ $V_{IN-} = 0 V$, $V_{IN-} = $	INA204						1	V
INA203, INA204, INA205 $V_S < V_{CM} \le 80 \text{ V}$ 300 m ^N VOLTAGE OUTPUT (5) Output Swing to the Positive Rail $V_{IN+} = 11 \text{ V}, V_{IN+} = 12 \text{ V}$ $V_{IN+} = 12 \text{ V}$ $V_{IN+} = 0 \text{ V}, V_{IN+} = 0 \text{ V}, V_{IN+} = 0 \text{ V}$ $V_{IN+} = 0 \text{ V}, V_{IN+} = 0 \text{ V}$ $V_{IN+} = $	INA205						2	V
VOLTAGE OUTPUT (5) Output Swing to the Positive Rail $V_{IN-} = 11 \text{ V}$, $V_{IN-} = 12 \text{ V}$ $V_{IN-} = 0 \text{ V}$, $V_{IN-} = 0 \text{ V}$, $V_{IN-} = 0 \text{ V}$ $V_$	INA203, INA204, INA205					300		mV
Output Swing to the Positive Rail $V_{IN-} = 11 \text{ V}$, $V_{IN+} = 12 \text{ V}$ $V_{IN-} = 12 \text{ V}$ $V_{IN-} = 12 \text{ V}$ $V_{IN-} = 0 \text{ V}$, $V_{IN-} = 0 $, 2					
Output Suing to CNID (6) $V_{IN} = 0 \text{ V}$, $T_A = -40^{\circ}\text{C to}$		ive Rail	V _{IN-} = 11 V, V _{IN+} = 12 V			(Vs) - 0.15	(Vs) - 0.25	V
$V_{\text{IN+}} = -0.5 \text{ V}$ 125°C	Output Swing to GND (6)			$T_A = -40^{\circ}\text{C to}$ 125°C	(1	√ _{GND}) + 0.004	(V _{GND}) + 0.05	V

- Offset is extrapolated from measurements of the output at 20 mV and 100 mV V_{SENSE}.
- Total output error includes effects of gain error and V_{OS}. (2)
- Linearity is best fit to a straight line.
- For details on this region of operation, see the Accuracy Variations as a Result Of V_{SENSE} and Common-Mode Voltage section in the Application and Implementation.
- See Typical Characteristic curve Positive Output Voltage Swing vs Output Current (Figure 8).
- (6)Specified by design; not production tested.



Electrical Characteristics: Current-Shunt Monitor (continued)

At T_A = 25°C, V_S = 12 V, V_{CM} = 12 V, V_{SENSE} = 100 mV, R_L = 10 k Ω to GND, R_{pullup} = 5.1 k Ω each connected from CMP1 OUT and CMP2 OUT to V_S , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.

PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUENCY RESP	ONSE					
Bandwidth:	BW					
INA203		C _{LOAD} = 5 pF		500		kHz
INA204		C _{LOAD} = 5 pF		300		kHz
INA205		C _{LOAD} = 5 pF		200		kHz
Phase Margin		C _{LOAD} < 10 nF		40		
Slew Rate	SR			1		V/µs
Settling Time (1%)		V_{SENSE} = 10 mV _{PP} to 100 mV _{PP} , C_{LOAD} = 5 pF		2		μs
NOISE, RTI						
Output Voltage Noise	e Density			40		nV/√Hz

7.6 Electrical Characteristics: Comparator

At T_A = 25°C, V_S = 12 V, V_{CM} = 12 V, V_{SENSE} = 100 mV, R_L = 10 k Ω to GND, and R_{pullup} = 5.1 k Ω each connected from CMP1 OUT and CMP2 OUT to V_S , unless otherwise noted.

PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE					·	
Offset Voltage	Comparator Com Voltage	mon-Mode Voltage = Threshold		2		mV
Offset Voltage Drift, Comparator 1		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±2		μV/°C
Offset Voltage Drift, Comparator 2		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		5.4		μV/°C
Threshold	T _A = 25°C		590	608	620	mV
Over Temperature		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	586		625	mV
Hysteresis ⁽¹⁾ , CMP1	$T_A = -40^{\circ}C \text{ to } 85^{\circ}$	°C		-8		mV
Hysteresis ⁽¹⁾ , CMP2	$T_A = -40^{\circ}\text{C to } 85^{\circ}$	°C		8		mV
INPUT BIAS CURRENT (2)	·					
CMP1 IN+, CMP2 IN+				0.005	10	nA
vs Temperature		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			15	nA
INPUT IMPEDANCE	·					
Pins 3 and 6 (14-pin packages only)				10		kΩ
INPUT RANGE						
CMP1 IN+ and CMP2 IN+				0 V to V _S – 1.5 V		V
Pins 3 and 6 (14-pin packages only) (3)				0 V to V _S – 1.5 V		٧
OUTPUT	·					
Large-Signal Differential Voltage Gain	CMP V _{OUT} 1 V to 5 V	4 V, R _L ≥ 15 kΩ Connected to		200		V/mV
High-Level Output Current	V _{ID} = 0.4 V, V _{OH} :	= V _S		0.0001	1	μA
Low-Level Output Voltage	$V_{ID} = -0.6 \text{ V}, I_{OL} = -0.6 \text{ V}$	= 2.35 mA		220	300	mV
RESPONSE TIME (4)	·					

⁽¹⁾ Hysteresis refers to the threshold (the threshold specification applies to a rising edge of a noninverting input) of a falling edge on the noninverting input of the comparator; refer to Figure 1.

Copyright © 2007–2015, Texas Instruments Incorporated

Specified by design; not production tested.

⁽³⁾ See the Comparator Maximum Input Voltage Range section in the Application and Implementation.

⁽⁴⁾ The comparator response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



Electrical Characteristics: Comparator (continued)

At T_A = 25°C, V_S = 12 V, V_{CM} = 12 V, V_{SENSE} = 100 mV, R_L = 10 k Ω to GND, and R_{pullup} = 5.1 k Ω each connected from CMP1 OUT and CMP2 OUT to V_S , unless otherwise noted.

PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Comparator 1		R_L to 5 V, C_L = 15 pF, 100-mV Input Step with 5-mV Overdrive				μs
Comparator 2		R _L to 5 V, C _L = 15 pF, 100-mV Input Step with 5-mV Overdrive, C _{DELAY} Pin Open		1.3		μs
RESET						
RESET Threshold (5)				1.1		V
Logic Input Impedance				2		ΜΩ
Minimum RESET Pulse	e Width			1.5		μs
RESET Propagation De	elay			3		μs
Comparator 2 Delay Equation (6)				$C_{DELAY} = t_D/5$		μF
Comparator 2 Delay t _D		$C_{DELAY} = 0.1 \mu F$		0.5		s

- (5) The CMP1 RESET input has an internal 2-MΩ (typical) pulldown. Leaving the CMP1 RESET open results in a LOW state, with transparent comparator operation.
- (6) The Comparator 2 delay applies to both rising and falling edges of the comparator output.



Figure 1. Comparator Hysteresis



7.7 Electrical Characteristics: Reference

At T_A = 25°C, V_S = 12 V, V_{CM} = 12 V, V_{SENSE} = 100 mV, R_L = 10 k Ω to GND, and R_{pullup} = 5.1 k Ω each connected from CMP1 OUT and CMP2 OUT to V_S , unless otherwise noted.

PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
REFERENCE VOLTAGE						
1.2-V _{REFOUT} Output Voltage	,		1.188	1.2	1.212	V
Reference Drift	dV _{OUT} /dT	$T_A = -40$ °C to 85°C		40	100	ppm/°C
0.6-V _{REF} Output Voltage (Pins 3 and 6 of 14-pin packages only)				0.6		V
Reference Drift	dV_{OUT}/dT	$T_A = -40$ °C to 85°C		40	100	ppm/°C
LOAD REGULATION	dV_{OUT}/dI_{LOAD}					
Sourcing		0mA < I _{SOURCE} < 0.5mA		0.4	2	mV/mA
Sinking		$0mA < I_{SINK} < 0.5mA$		0.4		mV/mA
Load Current	I_{LOAD}			1		mA
Line Regulation	dV_{OUT}/dV_{S}	2.7 V < V _S < 18 V		30		μV/V
CAPACITIVE LOAD						
Reference Output Maximum Capacitive Load		No Sustained Oscillations		10		nF
OUTPUT IMPEDANCE						
Pins 3 and 6 of 14-Pin Pack	ages Only			10		kΩ

7.8 Electrical Characteristics: General

All specifications at $T_A = 25^{\circ}\text{C}$, $V_S = 12 \text{ V}$, $V_{CM} = 12 \text{ V}$, $V_{SENSE} = 100 \text{ mV}$, $R_L = 10 \text{ k}\Omega$ to GND, $R_{pullup} = 5.1 \text{ k}\Omega$ each connected from CMP1 OUT and CMP2 OUT to V_S , and CMP1 IN+ = 1 V and CMP2 IN- = GND, unless otherwise noted.


PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY	•		•		·	
Operating power supply V _S		$T_A = -40$ °C to 125°C	2.7		18	V
Quiescent current I _Q	V _{OUT} = 2 V			1.8	2.2	mΑ
Over temperature	V _{SENSE} = 0 mV				2.8	mA
Comparator power-on reset threshold (1)				1.5		V
TEMPERATURE	•				•	
Specified temperature			-40		125	°C
Operating temperature			-55		150	°C

(1) The INA203, INA204, and INA205 are designed to power-up with the comparator in a defined reset state as long as CMP1 RESET is open or grounded. The comparator will be in reset as long as the power supply is below the voltage shown here. The comparator assumes a state based on the comparator input above this supply voltage. If CMP1 RESET is high at power-up, the comparator output comes up high and requires a reset to assume a low state, if appropriate.



7.9 Typical Characteristics


All specifications at $T_A = 25$ °C, $V_S = 12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.





Typical Characteristics (continued)

All specifications at $T_A = 25$ °C, $V_S = 12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.







Figure 8. Positive Output Voltage Swing vs Output Current

Figure 9. Quiescent Current vs Output Voltage







Figure 10. Quiescent Current vs Common-Mode Voltage

Figure 11. Output Short-Circuit Current vs Supply Voltage







Figure 12. Step Response

Figure 13. Step Response



Typical Characteristics (continued)


All specifications at $T_A = 25$ °C, $V_S = 12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.





Typical Characteristics (continued)

All specifications at $T_A = 25$ °C, $V_S = 12$ V, $V_{CM} = 12$ V, and $V_{SENSE} = 100$ mV, unless otherwise noted.







Figure 20. Comparator Trip Point vs Supply Voltage

Figure 21. Comparator Trip Point vs Temperature







Figure 22. Comparator 1 Propagation Delay vs Overdrive Voltage

Figure 23. Comparator Reset Voltage vs supply Voltage






Figure 24. Comparator Propagation Delay vs Temperature

Figure 25. Comparator Propagation Delay



8 Detailed Description

8.1 Overview

The INA203, INA204, and INA205 are a family of unidirectional current-shunt monitors with voltage output, dual comparators, and voltage reference. The INA203, INA204, and INA205 can sense drops across shunts at common-mode voltages from –16 V to 80 V. The INA203, INA204, and INA205 are available with three output voltage scales: 20 V/V, 50 V/V, and 100 V/V, with up to 500-kHz bandwidth. The INA203, INA204, and INA205 also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output. The INA203, INA204, and INA205 operate from a single 2.7-V to 18-V supply. They are specified over the extended operating temperature range of –40°C to 125°C.

8.2 Functional Block Diagrams




Figure 26. SO-14, TSSOP-14 Functional Block Diagram




Figure 27. VSSOP-10 Functional Block Diagram

8.3 Feature Description

8.3.1 Basic Connections

Figure 28 shows the basic connections of the INA203, INA204, and INA205. The input pins, V_{IN+} and V_{IN-} , should be connected as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.






Figure 28. INA20x Basic Connection

8.3.2 Selecting R_{SHUNT}

The value chosen for the shunt resistor, R_{SHUNT} , depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of R_{SHUNT} provide better accuracy at lower currents by minimizing the effects of offset, while low values of R_{SHUNT} minimize voltage loss in the supply line. For most applications, best performance is attained with an R_{SHUNT} value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is $(V_{SHUNT}-0.25)$ / Gain.

8.3.3 Comparator

The INA203, INA204, and INA205 devices incorporate two open-drain comparators. These comparators typically have 2 mV of offset and a 1.3-µs (typical) response time. The output of Comparator 1 latches and is reset through the CMP1 RESET pin, as shown in Figure 30. This configuration applies to both the 10- and 14-pin versions. Figure 29 illustrates the comparator delay.

The 14-pin versions of the INA203, INA204, and INA205 devices include additional features for comparator functions. The comparator reference voltage of both Comparator 1 and Comparator 2 can be overridden by external inputs for increased design flexibility. Comparator 2 has a programmable delay.

8.3.4 Comparator Delay (14-Pin Version Only)

The Comparator 2 programmable delay is controlled by a capacitor connected to the CMP2 Delay Pin; see Figure 28. The capacitor value (in μ F) is selected by using Equation 1:

$$C_{DELAY} (in \mu F) = \frac{t_D}{5}$$
 (1)

A simplified version of the delay circuit for Comparator 2 is shown in Figure 29. The delay comparator consists of two comparator stages with the delay between them. I1 and I2 cannot be turned on simultaneously; I1 corresponds to a U1 low output and I2 corresponds to a U1 high output. Using an initial assumption that the U1 output is low, I1 is on, then U2 +IN is zero. If U1 goes high, I2 supplies 120 nA to C_{DELAY} . The voltage at U2 +IN begins to ramp toward a 0.6-V threshold. When the voltage crosses this threshold, the U2 output goes high while the voltage at U2 +IN continues to ramp up to a maximum of 1.2 V when given sufficient time (twice the value of the delay specified for C_{DELAY}). This entire sequence is reversed when the comparator outputs go low, so that returning to low exhibits the same delay.

Copyright © 2007–2015, Texas Instruments Incorporated




Figure 29. Simplified Model of the Comparator 2 Delay Circuit




Figure 30. Comparator Latching Capability

Take care to note what will happen if events occur more rapidly than the delay timeout; for example, when the U1 output goes high (turning on I2), but returns low (turning I1 back on) prior to reaching the 0.6-V transition for U2. The voltage at U2 +IN ramps back down at a rate determined by the value of C_{DELAY} , and only returns to zero if given sufficient time.

In essence, when analyzing Comparator 2 for behavior with events more rapid than its delay setting, use the model shown in Figure 29.

8.3.5 Comparator Maximum Input Voltage Range

The maximum voltage at the comparator input for normal operation is up to (Vs)-1.5~V. There are special considerations when overdriving the reference inputs (pins 3 and 6). Driving either or both inputs high enough to drive 1 mA back into the reference introduces errors into the reference. Figure 31 shows the basic input structure. A general guideline is to limit the voltage on both inputs to a total of 20 V. The exact limit depends on the available voltage and whether either or both inputs are subject to the large voltage. When making this determination, consider the 20 k Ω from each input back to the comparator. Figure 32 shows the maximum input voltage that avoids creating a reference error when driving both inputs (an equivalent resistance back into the reference of 10 k Ω).






Figure 31. Limit Current Into Reference ≤ 1 mA





Figure 32. Overdriving Comparator Inputs Without Generating a Reference Error



NOTE: (1) Warning at half current (with optional delay). Overlimit latches when Polyswitch opens.

Figure 33. Polyswitch Warning and Fault Detection Circuit

Copyright © 2007–2015, Texas Instruments Incorporated






Figure 34. Lead-Acid Battery Protection Circuit

8.4 Device Functional Modes

8.4.1 Input Filtering

An obvious and straightforward location for filtering is at the output of the INA203, INA204, and INA205 series; however, this location negates the advantage of the low output impedance of the internal buffer. The only other option for filtering is at the input pins of the INA203, INA204, and INA205, which is complicated by the internal 5 k Ω + 30% input impedance; this configuration is illustrated in Figure 35. Using the lowest possible resistor values minimizes both the initial shift in gain and effects of tolerance. Use Equation 2 to calculate the effect on initial gain.

Gain Error % =
$$100 - \left[100 \times \frac{5k\Omega}{5k\Omega + R_{FILT}}\right]$$
 (2)

Total effect on gain error can be calculated by replacing the 5-k Ω term with 5 k Ω – 30%, (or 3.5 k Ω) or 5 k Ω + 30% (or 6.5 k Ω). The tolerance extremes of R_{FILT} can also be inserted into the equation. If a pair of 100 Ω 1% resistors are used on the inputs, the initial gain error will be 1.96%. Worst-case tolerance conditions will always occur at the lower excursion of the internal 5-k Ω resistor (3.5 k Ω), and the higher excursion of R_{FILT} – 3% in this case.



Device Functional Modes (continued)




Figure 35. Input Filter (Gain Error: 1.5% to -2.2%)

The specified accuracy of the INA203, INA204, and INA205 must then be combined in addition to these tolerances. While this discussion treated accuracy worst-case conditions by combining the extremes of the resistor values, it is appropriate to use geometric mean or root sum square calculations to total the effects of accuracy variations.

8.4.2 Accuracy Variations as a Result Of V_{SENSE} and Common-Mode Voltage

The accuracy of the INA203, INA204, and INA205 current shunt monitors is a function of two main variables: V_{SENSE} ($V_{IN+} - V_{IN-}$) and common-mode voltage, V_{CM} , relative to the supply voltage, V_S . V_{CM} is expressed as $(V_{IN+} + V_{IN-}) / 2$; however, in practice, V_{CM} is seen as the voltage at V_{IN+} because the voltage drop across V_{SENSE} is usually small.

This section addresses the accuracy of these specific operating regions:

- Normal Case 1: $V_{SENSE} \ge 20 \text{ mV}$, $V_{CM} \ge V_{S}$
- Normal Case 2: V_{SENSE} ≥ 20 mV, V_{CM} < V_S
- Low V_{SENSE} Case 1: V_{SENSE} < 20 mV, -16 V \leq V_{CM} < 0
- Low V_{SENSE} Case 2: V_{SENSE} < 20 mV, 0 V ≤ V_{CM} ≤ V_S
- Low V_{SENSE} Case 3: V_{SENSE} < 20 mV, V_{S} < V_{CM} \leq 80 V

8.4.2.1 Normal Case 1: $V_{SENSE} \ge 20 \text{ mV}$, $V_{CM} \ge V_{S}$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 3.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100mV - 20mV}$$

where

 V_{OUT1} = Output Voltage with V_{SENSE} = 100 mV.

Then the offset voltage is measured at $V_{SENSE} = 100$ mV and referred to the input (RTI) of the current shunt monitor, as shown in Equation 4.

$$V_{OS}RTI$$
 (Referred-To-Input) = $\left(\frac{V_{OUT1}}{G}\right) - 100mV$ (4)



Device Functional Modes (continued)

In the *Typical Characteristics*, Figure 7 shows the highest accuracy for this region of operation. In this plot, V_S = 12 V; for $V_{CM} \ge 12$ V, the output error is at its minimum. This case is also used to create the $V_{SENSE} \ge 20$ -mV output specifications in the Electrical Characteristics: Current-Shunt Monitor table.

8.4.2.2 Normal Case 2: $V_{SENSE} \ge 20 \text{ mV}$, $V_{CM} < V_{S}$

This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the part functions, as seen in Figure 7. As noted, for this graph $V_S = 12 \text{ V}$; for $V_{CM} < 12$ V, the Output Error increases as V_{CM} becomes less than 12 V, with a typical maximum error of 0.005% at the most negative $V_{CM} = -16 \text{ V}$.

8.4.2.3 Low V_{SENSE} Case 1

- $V_{SENSE} < 20 \text{ mV}, -16 \text{ V} \le V_{CM} < 0;$
- Low V SENSE Case 3:
- V_{SENSE} < 20 mV, V_{S} < $V_{CM} \le 80 \text{ V}$

Although the INA203 family of devices are not designed for accurate operation in either of these regions, some applications are exposed to these conditions; for example, when monitoring power supplies that are switched on and off while V_S is still applied to the INA203, INA204, or INA205. Take care to know what the behavior of the devices will be in these regions.

As V_{SENSE} approaches 0 mV, in these V_{CM} regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of V_{OUT} = 300 mV for V_{SENSE} = 0 mV. As V_{SENSE} approaches 20 mV, V_{OUT} returns to the expected output value with accuracy as specified in the Electrical Characteristics: Current-Shunt Monitor. Figure 36 illustrates this effect using the INA205 (Gain = 100).





Figure 36. Example for Low V_{SENSE} Cases 1 and 3 (INA205, Gain = 100)

8.4.2.4 Low V_{SENSE} Case 2: V_{SENSE} < 20 mV, 0 V \leq $V_{CM} \leq$ V_{S}

This region of operation is the least accurate for the INA203 family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One operational amplifier front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region, Vout approaches voltages close to linear operation levels for Normal Case 2. This deviation from linear operation becomes greatest the closer V_{SENSE} approaches 0 V. Within this region, as V_{SENSE} approaches 20 mV, device operation is closer to that described by Normal Case 2. Figure 37 illustrates this behavior for the INA205. The V_{OUT} maximum peak for this case is tested by maintaining a constant V_S, setting V_{SENSE} = 0 mV, and sweeping V_{CM} from 0 V to V_S. The exact V_{CM} at which V_{OUT} peaks during this test varies from part to part, but the V_{OUT} maximum peak is tested to be less than the specified V_{OUT} Tested Limit.



Device Functional Modes (continued)



NOTE: (1) INA203 V_{OLIT} Tested Limit = 0.4V. INA204 V_{OLIT} Tested Limit = 1V.

Figure 37. Example For Low V_{SENSE} Case 2 (INA205, Gain = 100)

8.4.3 Transient Protection

The -16 V to 80 V common-mode range of the INA203, INA204, and INA205 is ideal for withstanding automotive fault conditions ranging from 12-V battery reversal up to 80-V transients, since no additional protective components are needed up to those levels. In the event that the INA203, INA204, and INA205 are exposed to transients on the inputs in excess of their ratings, then external transient absorption with semiconductor transient absorbers (Zeners or *Transzorbs*) are necessary. Use of metal oxide varistors (MOVs) or video disk recorders (VDRs) is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it will never allow the INA203, INA204, and INA205 to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage because of transient absorber dynamic impedance). Despite the use of internal Zener-type ESD protection, the INA203, INA204, and INA205 do not lend themselves to using external resistors in series with the inputs because the internal gain resistors can vary up to ±30% but are closely matched. (If gain accuracy is not important, then resistors can be added in series with the INA203, INA204, and INA205 inputs with two equal resistors on each input.)

8.4.4 Output Voltage Range

The output of the INA203, INA204, and INA205 is accurate within the output voltage swing range set by the power-supply pin, Vs. This performance is best illustrated when using the INA205 (a gain of 100 version), where a 100-mV full-scale input from the shunt resistor requires an output voltage swing of 10 V, and a power-supply voltage sufficient to achieve 10 V on the output.

8.4.5 Reference

The INA203, INA204, and INA205 include an internal voltage reference that has a load regulation of 0.4 mV/mA (typical), and not more than 100 ppm/°C of drift. Only the 14-pin package allows external access to reference voltages, where voltages of 1.2 V and 0.6 V are both available. Output current versus output voltage is illustrated in the *Typical Characteristics* section.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The INA203, INA204, and INA205 series is designed to enable easy configuration for detecting overcurrent conditions and current monitoring in an application. This device is also incorporate two open-drain comparators with internal 0.6-V references. On 14-pin versions, the comparator references can be overridden by external inputs. Comparator 1 includes a latching capability, and Comparator 2 has a user-programmable delay. 14-pin versions also provide a 1.2-V reference output. This device can also be paired with minimum additional devices to create more sophisticated monitoring functional blocks.

9.2 Typical Application



NOTE: (1) Warning at half current (with optional delay). Overlimit latches when Polyswitch opens.

Figure 38. Polyswitch Warning and Fault Detection Circuit

9.2.1 Design Requirements

The device measures current through a resistive shunt with current flowing in one direction, thus enabling detection of an overlimit or warning event only when the differential input voltage exceeds the corresponding threshold limits. When the current reaches the warning limit of 0.6 V, the output of CMP2 will transition high indicating a warning condition. When the current futher increases to or past the overlimit limit of 1.2 V, the output of CMP1 will transition high indicating an overlimit condition. Optional C_{DELAY} can be sized to add delay to CMP1.


9.2.2 Detailed Design Procedure

Figure 38 shows the basic connections of the device. The input terminals, IN+ and IN-, should be connected as closely as possible to the current-sensing resistor or polymeric switch to minimize any resistance in series with the shunt resistance. Additional resistance between the current-sensing resistor and input terminals can result in errors in the measurement. When input current flows through this external input resistance, the voltage developed across the shunt resistor can differ from the voltage reaching the input terminals.



Typical Application (continued)

9.2.3 Application Curves





10 Power Supply Recommendations

The input circuitry of the INA203, INA204, and INA205 can accurately measure beyond the power-supply voltage, Vs. For example, the Vs power supply can be 5 V, whereas the load power-supply voltage is up to 80 V. The output voltage range of the OUT terminal, however, is limited by the voltages on the power-supply pin.

11 Layout

11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
 ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
 the current-sensing resistor commonly results in additional resistance present between the input pins. Given
 the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause
 significant measurement errors.
- The power-supply bypass capacitor should be placed as closely as possible to the supply and ground pins.
 The recommended value of this bypass capacitor is 0.1 μF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

11.2 Layout Example




Figure 41. Layout Recommendation

Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
INA203	Click here	Click here	Click here	Click here	Click here
INA204	Click here	Click here	Click here	Click here	Click here
INA205	Click here	Click here	Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2007-2015, Texas Instruments Incorporated





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA203AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Sample
INA203AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQN	Samples
INA203AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA203AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA203AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA203A	Samples
INA204AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA204AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQO	Samples
INA204AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA204AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA204AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA204A	Samples
INA205AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples



PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA205AIDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQP	Samples
INA205AIDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQP	Samples
INA205AIDGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	BQP	Samples
INA205AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples
INA205AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples
INA205AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA205A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA203:

Automotive: INA203-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Nov-2015

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA203AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA203AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA203AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA203AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA204AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA204AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA204AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA204AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA205AIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA205AIDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA205AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
INA205AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 25-Nov-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA203AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA203AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA203AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA203AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA204AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA204AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA204AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA204AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA205AIDGSR	VSSOP	DGS	10	2500	367.0	367.0	35.0
INA205AIDGST	VSSOP	DGS	10	250	210.0	185.0	35.0
INA205AIDR	SOIC	D	14	2500	367.0	367.0	38.0
INA205AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.