











SNOSBH7F - APRIL 1999-REVISED SEPTEMBER 2014

LF412-N

LF412-N Low Offset, Low Drift Dual JFET Input Operational Amplifier

Features

Internally Trimmed Offset Voltage: 1 mV (Max)

Input Offset Voltage Drift: 7 µV/°C (Typ)

Low Input Bias Current: 50 pA

Low Input Noise Current: 0.01 pA / √Hz

Wide Gain Bandwidth: 3 MHz (Min)

High Slew Rate: 10V/µs (Min)

Low Supply Current: 1.8 mA/Amplifier

High Input Impedance: $10^{12}\Omega$

Low Total Harmonic Distortion: ≤0.02%

Low 1/f Noise Corner: 50 Hz Fast Settling Time to 0.01%: 2 µs

Applications

- **High Speed Integrators**
- Fast D/A Converters
- Sample and Hold Circuits

3 Description

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF412-N dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LF412ACN	PDIP	9.59 mm x 6.35 mm
LF412CN	PDIP	9.59 mm x 6.35 mm
LF412MH	ТО	9.14 mm diameter

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Inverting Amplifier






Table of Contents

1	Features 1	7.2 Functional Block Diagram	12
2	Applications 1	7.3 Feature Description	
3	Description	7.4 Device Functional Modes	
3 4	Revision History	8 Application and Implementation	
- 5	-	8.1 Application Information	
-	Pin Configuration and Functions	8.2 Typical Application	
6	Specifications 4	9 Power Supply Recommendations	
	6.1 Absolute Maximum Ratings	10 Layout	
	6.3 Recommended Operating Conditions	10.1 Layout Guidelines	
	6.4 Thermal Information	10.2 Layout Example	
	6.5 DC Electrical Characteristics	11 Device and Documentation Support	
	6.6 AC Electrical Characteristics	11.1 Trademarks	
	6.7 Typical Characteristics	11.2 Electrostatic Discharge Caution	17
7	Detailed Description 12	11.3 Glossary	
	7.1 Overview	12 Mechanical, Packaging, and Orderable Information	17


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	anges from Revision E (March 2014) to Revision F	Page
•	Updated datasheet to new TI layout	1
•	Deleted note.	5
•	Deleted ΔV _{OS} /ΔT Max specification for LF412A	5
•	Deleted ΔV _{OS} /ΔT Max specification for LF412	5
•	Added Application Note	14
Ch	nanges from Revision D (March 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	14

5 Pin Configuration and Functions


TO Package See Package Number NEV0008A Top View



Note. Pin 4 connected to case.



PDIP/CDIP Package See Package Number P0008E or NAB0008A Top View



Pin Functions

PI	IN	1/0	PERCENTION	
NAME	NO.	1/0	DESCRIPTION	
Output A	1	0	Amplifier A Output	
Inverting Input A	2	1	Amplifier A Inverting Input	
Non-Inverting Input A	3	I	Amplifier A Non-Inverting Input	
V-	4	Р	Negative Supply	
Non-Inverting Input B	5	I	Amplifier B Non-Inverting Input	
Inverting Input B	6	I	Amplifier B Inverting Input	
Output B	7	0	Amplifier B Output	
V+	8	Р	Positive Supply	

Copyright © 1999–2014, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	LF4	LF412A MIN MAX		LF412		
	MIN			MIN MAX		
Supply Voltage	-22	22	-18	18	V	
Differential Input Voltage	-38	38	-30	30	V	
Input voltage Range (3)						
Output Short Circuit Duration (4)	Cont	Continuous		Continuous		
	TO Pa	ackage	PDIP Package			
Power Dissipation ⁽⁵⁾	Se	e ⁽⁶⁾	670		mW	
T _i max	1	50	1	15	°C	
Operating Temp. Range	Se	See (7)		See (7)		
Lead Temp. (Soldering, 10 sec.)	2	60	260		°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Refer to RETS412X for LF412MH and LF412MJ military specifications.
- (3) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- (4) Any of the amplifier outputs can be shorted to ground indefintely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- (5) Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.
- (6) For operating at elevated temperature, these devices must be derated based on a thermal resistance of θ_{iA}.
- (7) These devices are available in both the commercial temperature range 0°C≤T_A≤70°C and the military temperature range −55°C≤T_A≤125°C. The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in TO package only. In all cases the maximum operating temperature is limited by internal junction temperature T_i max.

6.2 Handling Ratings

			TO and PD	IP Package	LINUT
			MIN	MAX	UNIT
T _{stg}	Storage temperature ran	-65	150	°C	
V	Clastroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-1700	1700 ⁽²⁾	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (3)			V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human body model, 1.5 k Ω in series with 100 pF.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply Voltage LF412A			±20	V
Supply Voltage LF412			±15	V

Product Folder Links: LF412-N



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TO Package	PDIP Package	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (Typical)	152	115	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance			
$R_{\theta JB}$	Junction-to-board thermal resistance			°C/W
Ψ_{JT}	Junction-to-top characterization parameter			C/VV
ψ_{JB}	Junction-to-board characterization parameter			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

			,	L	F412A ⁽¹⁾		ı	_F412 ⁽¹⁾		
	PARAMETER	TEST CON	TEST CONDITIONS			MAX	MIN	TYP	MAX	UNIT
Vos	Input Offset Voltage	R _S =10 kΩ, T _A =25°0	R _S =10 kΩ, T _A =25°C			1.0		1.0	3.0	mV
$\Delta V_{OS}/\Delta$	Average TC of Input Offset Voltage	R _S =10 kΩ			7			7		μV/°C
			T _j =25°C		25	100		25	100	pA
Ios	Input Offset Current	$V_S = \pm 15V^{(1)(2)}$	T _j =70°C			2			2	nA
			T _j =125°C			25			25	nA
I _B Input Bias Current	Input Bias Current		T _j =25°C		50	200		50	200	pА
		$V_S=\pm 15V^{(1)(2)}$	T _j =70°C			4			4	nA
			T _j =125°C			50			50	nA
R _{IN}	Input Resistance	T _j =25°C			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal	R_L =2k, T_A =25°C, V_O =±10 V	R _L =2k, T _A =25°C, V _S =±15V, V _O =±10V Over Temperature				25	200		V/mV
_	Voltage Gain	Over Temperature					15	200		
Vo	Output Voltage Swing	$V_S=\pm 15V$, $R_L=10k$		±12	±13.5		±12	±13.5		V
\/	Input Common-Mode			±16	+19.5		±11	+14.5		V
V _{CM}	Voltage Range				-16.5			-11.5		V
CMRR	Common-Mode Rejection Ratio	R _S ≤10k		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	See ⁽³⁾		80	100		70	100		dB
Is	Supply Current	V _O = 0V, R _L = ∞			3.6	5.6		3.6	6.5	mA

⁽¹⁾ Unless otherwise specified, the specifications apply over the full temperature range and for V_S=±20V for the LF412A and for V_S=±15V for the LF412. V_{OS}, I_B, and I_{OS} are measured at V_{CM}=0.

6.6 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	LF412A ⁽¹⁾			L	UNIT		
	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Amplifier to Amplifier Coupling	T _A =25°C, f=1 Hz-20 kHz (Input Referred)		-120			-120		dB

⁽¹⁾ Unless otherwise specified, the specifications apply over the full temperature range and for $V_S=\pm20V$ for the LF412A and for $V_S=\pm15V$ for the LF412. V_{OS} , I_B , and I_{OS} are measured at $V_{CM}=0$.

Product Folder Links: LF412-N

⁽²⁾ The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D. T_j=T_A+θ_{jA} P_D where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

⁽³⁾ Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. V_S = ±6V to ±15V.



AC Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	LI	F412A ⁽¹⁾		L	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
SR	Slew Rate	V _S =±15V, T _A =25°C	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	$V_S=\pm 15V$, $T_A=25$ °C	3	4		2.7	4		MHz
THD	Total Harmonic Dist	A _V =+10, R _L =10k, V _O =20 Vp-p, BW=20 Hz-20 kHz		≤0.02%			≤0.02%		
e _n	Equivalent Input Noise Voltage	T _A =25°C, R _S =100Ω, f=1 kHz	25			25		nV / √Hz	
i _n	Equivalent Input Noise Current	T _A =25°C, f=1 kHz		0.01			0.01		pA / √Hz



6.7 Typical Characteristics




Figure 1. Input Bias Current




Figure 2. Input Bias Current




Figure 3. Supply Current





Figure 4. Positive Common-Mode Input Voltage Limit








Figure 6. Positive Current Limit

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 7. Negative Current Limit




Figure 8. Output Voltage Swing




Figure 9. Output Voltage Swing




Figure 10. Gain Bandwidth




Figure 11. Bode Plot




Figure 12. Slew Rate



Typical Characteristics (continued)




Figure 13. Distortion vs Frequency




Figure 14. Undistorted Output Voltage Swing




Figure 15. Open Loop Frequency Response




Figure 16. Common-Mode Rejection Ratio




Figure 17. Power Supply Rejection Ratio




Figure 18. Equivalent Input Noise Voltage

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 19. Open Loop Voltage Gain




Figure 20. Output Impedance




Figure 21. Inverter Settling Time






Figure 22. Small Signal Inverting (R_L = 2 k Ω , C_L = 10 pF)



TIME (0.2 μ s/DIV)

Figure 23. Small Signal Non-Inverting $(R_L = 2 k\Omega, C_L = 10 pF)$




TIME (2 μ s/DIV)


Figure 24. Large Signal Inverting $(R_L = 2 k\Omega, C_L = 10 pF)$



Typical Characteristics (continued)



 $(R_L=2~k\Omega,~C_L=10~pF)$





7 Detailed Description

7.1 Overview

The LF412 devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF412-N dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

7.2 Functional Block Diagram




Figure 27. Each Amplifier

7.3 Feature Description

The amplifier's differential inputs consist of a non-inverting input (+IN) and an inverting input (-IN). The amplifier amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp V_{OUT} is given by the equation $V_{OUT} = A_{OL}(IN+ - IN-)$.

Product Folder Links: LF412-N



7.4 Device Functional Modes

7.4.1 Input and Output Stage




Figure 28. 1/2 Dual LF412



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LF412-N series of JFET input dual op amps are internally trimmed (BI-FET II™) providing very low input offset voltages and input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

8.2 Typical Application




Figure 29. Single Supply Sample and Hold

8.2.1 Design Requirements

Single supply.

8.2.2 Detailed Design Procedure

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on ±6.0V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 k Ω load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.




Typical Application (continued)

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

8.2.3 Application Curves





9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines it is suggested that $0.1\mu F$ capacitors be placed as close as possible to the op amp power supply pins. The minimum power supply voltage is $\pm 5V$.

10 Layout

10.1 Layout Guidelines

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

10.2 Layout Example




Figure 31. LF412 Layout



11 Device and Documentation Support

11.1 Trademarks

BI-FET II is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LF412-N





19-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LF412ACN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF 412ACN	Samples
LF412CN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF 412CN	Samples
LF412MH	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	(LF412MH ~ LF412MH)	Samples
LF412MH/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(LF412MH ~ LF412MH)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

19-Mar-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

LMC (O-MBCY-W8)

METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity