











#### LM285-1.2, LM385-1.2, LM385B-1.2

SLVS075J-APRIL 1989-REVISED JANUARY 2015

# LMx85-1.2, LM385B-1.2 Micropower Voltage References

### Features

- **Operating Current Range** 
  - LM285-1.2: 10 μA to 20 mA
  - LM385-1.2: 15 µA to 20 mA
  - LM385B-1.2: 15 μA to 20 mA
- 1% and 2% Initial Voltage Tolerance
- Reference Impedance
  - LM385-1.2: 1 Ω MAX at 25°C
  - All devices: 1.5 Ω MAX over Full Temperature Range
- Very Low Power Consumption
- Interchangeable with Industry Standard LM285-1.2 and LM385-1.2

### 2 Applications

- Portable Meter References
- Portable Test Instruments
- **Battery-Operated Systems**
- **Current-Loop Instrumentation**
- Panel Meters

### 3 Description

These micropower, two-terminal, band-gap voltage references operate over a 10-µA to 20-mA current range and feature exceptionally low dynamic impedance and good temperature stability. On-chip trimming provides tight voltage tolerance. The bandgap reference for these devices has low noise and long-term stability.

The design makes these devices exceptionally tolerant of capacitive loading and, thus, easier to use in most reference applications. The wide dynamic operating temperature range accommodates varying current supplies, with excellent regulation.

The extremely low power drain of this series makes them useful for micropower circuitry. These voltage references can be used to make portable meters, regulators, or general-purpose analog circuitry, with battery life approaching shelf life. The wide operating current range allows them to replace older references with tighter-tolerance parts.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
	SOIC (8)	4.90 mm × 3.91 mm
LMx85-1.2	SOP (8)	6.20 mm × 5.30 mm
LIVIXOD-1.2	TSSOP (8)	3.00 mm × 4.40 mm
	TO-226 (3)	4.30 mm × 4.30 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic





### **Table of Contents**

1	Features 1		8.3 Feature Description	7	
2	Applications 1		8.4 Device Functional Modes	<mark>7</mark>	
3	Description 1	9	Application and Implementation	8	
4	Simplified Schematic 1		9.1 Application Information	8	
5	Revision History2		9.2 Typical Application	8	
6	Pin Configuration and Functions		9.3 System Examples	10	
7	Specifications4	10	Power Supply Recommendations	11	
′	7.1 Absolute Maximum Ratings	11	Layout	11	
	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	11	
	7.3 Recommended Operating Conditions		11.2 Layout Example	11	
	7.4 Thermal Information	12	Device and Documentation Support	12	
	7.5 Electrical Characteristics 5		12.1 Related Links		
	7.6 Typical Characteristics		12.2 Trademarks	12	
8	Detailed Description		12.3 Electrostatic Discharge Caution	12	
O	8.1 Overview		12.4 Glossary	12	
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	12	

### 5 Revision History

### Changes from Revision I (December 2005) to Revision J

Page

- Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
  Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
  section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
  Mechanical, Packaging, and Orderable Information section.
- Deleted Ordering Information table.


Submit Documentation Feedback



# 6 Pin Configuration and Functions

LM285-1.2 ... D PACKAGE
LM385-1.2 ... D, PS, OR PW PACKAGE
LM385B-1.2 ... D OR PW PACKAGE
(TOP VIEW)

NC 1 8 CATHODE



NC - No internal connection

LM285-1.2, LM385-1.2, LM385B-1.2 . . . LP PACKAGE (TOP VIEW)



NC - No internal connection

### **Pin Functions**

PIN			TYPE	DESCRIPTION			
NAME	LP	D, PS or PW	ITPE	DESCRIPTION			
ANODE	1	4	I	Shunt Current/Voltage input			
CATHODE	2	8	0	Common pin, normally connected to ground			
NC	3	1, 2, 3, 5, 6, 7	_	No internal connection			



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$I_R$	Reverse Current		30	mA
I <sub>F</sub>	Forward Current		10	mA
TJ	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temeprature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$I_{ZZ}$	Reference current		0.01	20	mA
_	Operating free cir temperature	LM285-1.2	-40	85	۰۰
1 <sub>A</sub>	Operating free-air temperature	LM385-1.2, LM385B-1.2	0	70	

### 7.4 Thermal Information

	LMx85-1.2						
THERMAL METRIC <sup>(1)</sup>	D	LP	PS	PW	UNIT		
	8 PINS	3 PINS	8 PINS	8 PINS			
R <sub>θJA</sub> Junction-to-ambient thermal resistance	97	140	95	149	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




### 7.5 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	<b>T</b> (1)	LM285-1.2			L	M385-1.2	2	LM385B-1.2			UNIT
	PARAMETER	TEST CONDITIONS	TEST CONDITIONS TA <sup>(1)</sup> MIN TYP MAX		MAX	MIN TYP MAX			MIN TYP MAX			UNII	
V <sub>Z</sub>	Reference voltage	$I_Z = I(min) \text{ to } 20 \text{ mA}^{(2)}$	25°C	1.223	1.235	1.247	1.21	1.235	1.26	1.223	1.235	1.247	V
$\alpha_{VZ}$	Average temperature coefficient of reference voltage (3)	$I_Z = I(min) \text{ to 20 mA}^{(2)}$	Full Range		±20			±20			±20		ppm/°
			25°C			1			1			1	
	Change in reference	$I_Z = I(min) \text{ to 1 mA}^{(2)}$	Full Range			1.5		<u> </u>	1.5			1.5 20 mV	\/
	voltage with current		25°C			12			20			20	
		$I_Z = I(min)$ to 20 mA	Full Range			30		<u>.</u>	30			30	
$\Delta V_Z/\Delta t$	Long-term change in reference voltage	Ι <sub>Z</sub> = 100 μΑ	25°C		±20			±20			±20		ppm/k hr
I <sub>Z</sub> (min)	Minimum reference current		Full Range		8	10		8	15		8	15	μA
			25°C		0.2	0.6		0.4	1		0.4	1	
Z <sub>Z</sub> Reference impedance		I <sub>Z</sub> = 100 μA, f = 25 Hz	Full Range			1.5			1.5			1.5	Ω
V <sub>n</sub>	Broadband noise voltage	I <sub>Z</sub> = 100 μA, f = 10 Hz to 10 kHz	25°C		60			60			60		μV

- Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C for the LM285-1.2 and  $0^{\circ}$ C to  $70^{\circ}$ C for the LM385-1.2 and LM385B-1.2.
- $I(min) = 10 \mu A$  for the LM285-1.2 and 15  $\mu A$  for the LM385-1.2 and LM385B-1.2
- The average temperature coefficient of reference voltage is defined as the total change in reference voltage divided by the specified temperature range.


### 7.6 Typical Characteristics







### **Typical Characteristics (continued)**





### 8 Detailed Description


#### 8.1 Overview

The LM285-1.2, LM385-1.2, and LM385-1.2 devices are micropower, two-terminal, band-gap voltage references which operate over a 10-µA to 20-mA current range. On-chip trimming provides tight voltage tolerance. The band-gap reference for these devices has low noise and long-term stability.

The design makes these devices exceptionally tolerant of capacitive loading and, thus, easier to use in most reference applications. The wide dynamic operating temperature range accommodates varying current supplies, with excellent regulation.

The extremely low power drain of this series makes them useful for micropower circuitry. These voltage references can be used to make portable meters, regulators, or general-purpose analog circuitry, with battery life approaching shelf life.

### 8.2 Functional Block Diagram



A. Component values shown are nominal.

### 8.3 Feature Description

A band gap voltage reference controls high gain amplifier and shunt pass element to maintain a nearly constant voltage between cathode and anode. Regulation occurs after a minimum current is provided to power the voltage divider and amplifier. Internal frequency compensation provides a stable loop for all capacitor loads. Floating shunt design is useful for both positive and negative regulation applications.

#### 8.4 Device Functional Modes

LM285-1.2, LM385-1.2, and LM385-1.2 devices will operate in one mode, which is as a fixed voltage reference that cannot be adjusted.

In order for a proper Reverse Voltage to be developed, current must be sourced into the cathode of LM285. The minimum current needed for proper regulation is denoted in *Electrical Characteristics* as  $I_{Z,min}$ .



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The The LM285-1.2, LM385-1.2, and LM385-1.2 devices create a voltage reference for to be used for a variety of applications including amplifiers, power supplies, and current-sensing circuits. The following application shows how to use these devices to establish a voltage reference.

### 9.2 Typical Application




Figure 8. Generating Reference Voltage with a Resistive Current Source

### 9.2.1 Design Requirements

The key design requirement when using this device as a voltage reference is to supply the LM385 with a minimum Cathode Current ( $I_z$ ), as indicated in *Electrical Characteristics*.

### 9.2.2 Detailed Design Procedure


In order to generate a constant and stable reference voltage, a current greater than  $I_{Z(MIN)}$  must be sourced into the cathode of this device. This can be accomplished using a current regulating device such as LM334 or a simple resistor. For a resistor, its value should be equal to or greater than  $(V_{supply} - V_{reference}) \div I_{Z(MIN)}$ .

Submit Documentation Feedback




# **Typical Application (continued)**

# 9.2.3 Application Curves



### 9.3 System Examples

### 9.3.1 Thermocouple Cold-Junction Compensator



<sup>&</sup>lt;sup>†</sup> Adjust for 11.15 mV at 25°C across 953  $\Omega$ 

Figure 10. Thermocouple Cold-Junction Compensator

### 9.3.2 Generating Reference Voltage with a Constant Current Source




Figure 11. Generating Reference Voltage with a Constant Current Source Device

 $<sup>\</sup>ddagger$  Adjust for 12.17 mV at 25°C across 412  $\Omega$ 



### 10 Power Supply Recommendations

In order to not exceed the maximum cathode current, be sure that the supply voltage is current limited.

For applications shunting high currents (30 mA max), pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

### 11 Layout

### 11.1 Layout Guidelines

Figure 12 shows an example of a PCB layout of LMx85x-1.2. Some key V<sub>ref</sub> niose considerations are:

- Connect a low-ESR, 0.1-µF (C<sub>L</sub>) ceramic bypass capacitor on the cathode pin node.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
  possible and only make perpendicular crossings when absolutely necessary.

### 11.2 Layout Example




Figure 12. Layout Diagram



### 12 Device and Documentation Support

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM285-1.2	Click here	Click here	Click here	Click here	Click here
LM385-1.2	Click here	Click here	Click here	Click here	Click here
LM385B-1.2	Click here	Click here	Click here	Click here	Click here

### 12.2 Trademarks

All trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





27-Jul-2016

### **PACKAGING INFORMATION**

Orderable Device		Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				Qty	(2)	(6)	(3)		(4/5)	
LM285D-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285DE4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285DG4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285DR-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285DRE4-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285DRG4-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	285-12	Samples
LM285LP-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	285-12	Samples
LM285LPE3-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	285-12	Samples
LM285LPRE3-1-2	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 85	285-12	Samples
LM385-1.2-MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM385BD-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Samples
LM385BDE4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Samples
LM385BDG4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Samples
LM385BDR-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Samples
LM385BDRG4-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Samples
LM385BLP-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385B12	Samples
LM385BLPE3-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385B12	Samples





www.ti.com

27-Jul-2016

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM385BLPR-1-2	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385B12	Samples
LM385BLPRE3-1-2	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385B12	Sample
LM385BPW-1-2	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Sample
LM385BPWR-1-2	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385B12	Sample
LM385D-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385DG4-1-2	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385DR-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385DRG4-1-2	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385LP-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385-12	Sample
LM385LPE3-1-2	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385-12	Sample
LM385LPR-1-2	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385-12	Sample
LM385LPRE3-1-2	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	385-12	Sample
LM385PW-1-2	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385PWE4-1-2	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385PWR-1-2	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample
LM385PWRE4-1-2	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	385-12	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



### PACKAGE OPTION ADDENDUM

27-Jul-2016

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2016

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nomina												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM285DR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM385BDR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM385BPWR-1-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM385DR-1-2	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM385PWR-1-2	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 15-Feb-2016



\*All dimensions are nominal

7 til dilliciololio are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM285DR-1-2	SOIC	D	8	2500	340.5	338.1	20.6
LM385BDR-1-2	SOIC	D	8	2500	340.5	338.1	20.6
LM385BPWR-1-2	TSSOP	PW	8	2000	367.0	367.0	35.0
LM385DR-1-2	SOIC	D	8	2500	340.5	338.1	20.6
LM385PWR-1-2	TSSOP	PW	8	2000	367.0	367.0	35.0

# D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92 - 5.34 mm max height

TO-92



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

  - a. Straight lead option available in bulk pack only.
     b. Formed lead option available in tape and reel or ammo pack.
  - c. Specific products can be offered in limited combinations of shipping medium and lead options.
  - d. Consult product folder for more information on available options.



TO-92





TO-92





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.