

# LMV3xx-N/-Q1 Single, Dual, and Quad General Purpose, Low-Voltage, Rail-to-Rail Output Operational Amplifiers

## 1 Features

- (For  $V^+ = 5\text{ V}$  and  $V^- = 0\text{ V}$ , Unless Otherwise Specified)
- LMV321-N, LMV358-N, and LMV324-N are available in Automotive AEC-Q100 Grade 1 and 3 versions
- Ensured 2.7-V and 5-V Performance
- No Crossover Distortion
- Industrial Temperature Range  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$
- Gain-Bandwidth Product 1 MHz
- Low Supply Current
- LMV321-N 130  $\mu\text{A}$
- LMV358-N 210  $\mu\text{A}$
- LMV324-N 410  $\mu\text{A}$
- Rail-to-Rail Output Swing At 10 k $\Omega$   $V^+ - 10\text{ mV}$  &  $V^- + 65\text{ mV}$
- $V_{\text{CM}}$  Range  $-0.2\text{ V}$  to  $V^+ - 0.8\text{ V}$

## 2 Applications

- Active Filters
- General Purpose Low Voltage Applications
- General Purpose Portable Devices

## 3 Description


The LMV358-N and LMV324-N are low-voltage (2.7 V to 5.5 V) versions of the dual and quad commodity op amps LM358 and LM324 (5 V to 30 V). The LMV321-N is the single channel version. The LMV321-N, LMV358-N, and LMV324-N are the most cost-effective solutions for applications where low-voltage operation, space efficiency, and low price are important. They offer specifications that meet or exceed the familiar LM358 and LM324. The LMV321-N, LMV358-N, and LMV324-N have rail-to-rail output swing capability and the input common-mode voltage range includes ground. They all exhibit excellent speed to power ratio, achieving 1 MHz of bandwidth and 1-V/ $\mu\text{s}$  slew rate with low supply current.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMV321-N	SOT-23 (5)	2.90 mm x 1.60 mm
	SC70 (5)	2.00 mm x 1.25 mm
LMV321-N-Q1	SOT-23 (5)	2.90 mm x 1.60 mm
LMV324-N	SOIC (14)	8.65 mm x 3.91 mm
	TSSOP (14)	5.00 mm x 4.40 mm
LMV324-N-Q1	SOIC (14)	8.65 mm x 3.91 mm
	TSSOP (14)	5.00 mm x 4.40 mm
LMV358-N	SOIC (8)	4.90 mm x 3.91 mm
	VSSOP (8)	3.00 mm x 3.00 mm
LMV358-N-Q1	SOIC (8)	4.90 mm x 3.91 mm
	VSSOP (8)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Gain and Phase vs. Capacitive Load



### Output Voltage Swing vs. Supply Voltage



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.1 Overview .....	16
<b>2 Applications</b> .....	<b>1</b>	8.2 Functional Block Diagram .....	17
<b>3 Description</b> .....	<b>1</b>	8.3 Feature Description .....	17
<b>4 Revision History</b> .....	<b>2</b>	8.4 Device Functional Modes .....	19
<b>5 Description (Continued)</b> .....	<b>3</b>	<b>9 Application and Implementation</b> .....	<b>20</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	9.1 Application Information .....	20
<b>7 Specifications</b> .....	<b>4</b>	9.2 Typical Applications .....	20
7.1 Absolute Maximum Ratings .....	4	<b>10 Power Supply Recommendations</b> .....	<b>32</b>
7.2 ESD Ratings - Commercial .....	4	<b>11 Layout</b> .....	<b>32</b>
7.3 ESD Ratings - Automotive .....	4	11.1 Layout Guidelines .....	32
7.4 Recommended Operating Conditions .....	4	11.2 Layout Example .....	33
7.5 Thermal Information .....	5	<b>12 Device and Documentation Support</b> .....	<b>34</b>
7.6 2.7-V DC Electrical Characteristics .....	5	12.1 Related Links .....	34
7.7 2.7-V AC Electrical Characteristics .....	5	12.2 Trademarks .....	34
7.8 5-V DC Electrical Characteristics .....	6	12.3 Electrostatic Discharge Caution .....	34
7.9 5-V AC Electrical Characteristics .....	7	12.4 Glossary .....	34
7.10 Typical Characteristics .....	8	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>34</b>
<b>8 Detailed Description</b> .....	<b>16</b>		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (February 2013) to Revision J	Page
<ul style="list-style-type: none"> <li>Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....</li> </ul>	1




Changes from Revision H (February 2013) to Revision I	Page
<ul style="list-style-type: none"> <li>Changed layout of National Data Sheet to TI format .....</li> </ul>	32

## 5 Description (Continued)

The LMV321-N is available in the space saving 5-Pin SC70, which is approximately half the size of the 5-Pin SOT23. The small package saves space on PC boards and enables the design of small portable electronic devices. It also allows the designer to place the device closer to the signal source to reduce noise pickup and increase signal integrity.

The chips are built with Texas Instruments's advanced submicron silicon-gate BiCMOS process. The LMV321-N/LMV358-N/LMV324-N have bipolar input and output stages for improved noise performance and higher output current drive.

## 6 Pin Configuration and Functions



### Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	LMV321-N, LMV321-N-Q1, LMV321-N-Q3 DVB, DCK	LMV358-N, LMV358-N-Q1, LMV358-N-Q3 D, DGK	LMV324-N, LMV324-N-Q1, LMV324-N-Q3 D, PW		
+IN	1	-	-	I	Noninverting input
IN A+	-	3	3	I	Noninverting input, channel A
IN B+	-	5	5	I	Noninverting input, channel B
IN C+	-	-	10	I	Noninverting input, channel C
IN D+	-	-	12	I	Noninverting input, channel D
-IN	3	-	-	I	Inverting input
IN A-	-	2	2	I	Inverting input, channel A
IN B-	-	6	6	I	Inverting input, channel B
IN C-	-	-	9	I	Inverting input, channel C
IN D-	-	-	13	I	Inverting input, channel D
OUTPUT	4	-	-	O	Output
OUT A	-	1	1	O	Output, channel A
OUT B	-	7	7	O	Output, channel B
OUT C	-	-	8	O	Output, channel C
OUT D	-	-	14	O	Output, channel D
V+	5	8	4	P	Positive (highest) power supply
V-	2	4	11	P	Negative (lowest) power supply

## 7 Specifications

### 7.1 Absolute Maximum Ratings

See <sup>(1)(2)</sup>.

	MIN	MAX	UNIT
Differential Input Voltage	±Supply Voltage		V
Input Voltage	-0.3	+Supply Voltage	V
Supply Voltage (V <sup>+</sup> -V <sup>-</sup> )	5.5		V
Output Short Circuit to V <sup>+</sup>	(3)		
Output Short Circuit to V <sup>-</sup>	(4)		
Soldering Information: Infrared or Convection (30 sec)	260		°C
Junction Temperature <sup>(5)</sup>	150		°C
Storage temperature T <sub>stg</sub>	-65	150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. *Recommended Operating Conditions* indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.
- (3) Shorting output to V<sup>+</sup> will adversely affect reliability.
- (4) Shorting output to V<sup>-</sup> will adversely affect reliability.
- (5) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PC Board.

### 7.2 ESD Ratings - Commercial

		VALUE	UNIT
LMV358-N, and LMV324-N in all packages			
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
	Machine model	±100	
LMV321-N in all packages			
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±900	V
	Machine model	±100	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 ESD Ratings - Automotive

		VALUE	UNIT
LMV358-N-Q1, LMV324-N-Q1, LMV358-N-Q3 and LMV324-N-Q3 in all packages			
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Machine model	±100	
LM321-N-Q1 and LM321-N-Q3 in all packages			
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±900	V
	Machine model	±100	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.4 Recommended Operating Conditions

	MIN	MAX	UNIT
Supply Voltage	2.7	5.5	V
Temperature Range <sup>(1)</sup> : LMV321-N, LMV358-N, LMV324-N	-40	125	°C
Temperature Range <sup>(1)</sup> : LMV321-N-Q1, LMV358-N-Q1, LMV324-N-Q1	-40	125	°C
Temperature Range <sup>(1)</sup> : LMV321-N-Q3, LMV358-N-Q3, LMV324-N-Q3	-40	85	°C

- (1) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>) / R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a PC Board.

## 7.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	LMV321-N, LMV321-N-Q1, LMV321-N-Q3	LMV321-N	LMV324-N, LMV324-N-Q1, LMV324-N-Q3		LMV358-N, LMV358-N-Q1, LMV358-N-Q3		UNIT
	DBV	DCK	D	PW	D	DGK	
	5 PINS		14 PINS		8 PINS		
R <sub>θJA</sub> Junction-to-ambient thermal resistance	265	478	145	155	190	235	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.6 2.7-V DC Electrical Characteristics

Unless otherwise specified, all limits specified for T<sub>J</sub> = 25°C, V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = 1.0 V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 MΩ.

	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
V <sub>OS</sub> Input Offset Voltage			1.7	7	mV
TCV <sub>OS</sub> Input Offset Voltage Average Drift			5		μV/°C
I <sub>B</sub> Input Bias Current			11	250	nA
I <sub>OS</sub> Input Offset Current			5	50	nA
CMRR Common Mode Rejection Ratio	0 V ≤ V <sub>CM</sub> ≤ 1.7 V	50	63		dB
PSRR Power Supply Rejection Ratio	2.7 V ≤ V <sup>+</sup> ≤ 5 V V <sub>O</sub> = 1V	50	60		dB
V <sub>CM</sub> Input Common-Mode Voltage Range	For CMRR ≥ 50 dB	0	-0.2		V
			1.9	1.7	V
V <sub>O</sub> Output Swing	R <sub>L</sub> = 10 kΩ to 1.35 V	V <sup>+</sup> -100	V <sup>+</sup> -10		mV
			60	180	mV
I <sub>S</sub> Supply Current	Single		80	170	μA
	Dual Both amplifiers		140	340	μA
	Quad All four amplifiers		260	680	μA

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

## 7.7 2.7-V AC Electrical Characteristics

Unless otherwise specified, all limits specified for T<sub>J</sub> = 25°C, V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = 1.0 V, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 MΩ.

	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
GBWP Gain-Bandwidth Product	C <sub>L</sub> = 200 pF		1		MHz
Φ <sub>m</sub> Phase Margin			60		Deg
G <sub>m</sub> Gain Margin			10		dB
e <sub>n</sub> Input-Referred Voltage Noise	f = 1 kHz		46		$\frac{nV}{\sqrt{Hz}}$
i <sub>n</sub> Input-Referred Current Noise	f = 1 kHz		0.17		$\frac{pA}{\sqrt{Hz}}$

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

## 7.8 5-V DC Electrical Characteristics

Unless otherwise specified, all limits specified for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{ V}$ ,  $V^- = 0\text{ V}$ ,  $V_{\text{CM}} = 2.0\text{ V}$ ,  $V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ .

		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
$V_{\text{OS}}$	Input Offset Voltage			1.7	7	mV
		Over Temperature			9	
$\text{TCV}_{\text{OS}}$	Input Offset Voltage Average Drift			5		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current			15	250	nA
		Over Temperature			500	
$I_{\text{OS}}$	Input Offset Current			5	50	nA
		Over Temperature			150	
CMRR	Common Mode Rejection Ratio	$0\text{ V} \leq V_{\text{CM}} \leq 4\text{ V}$	50	65		dB
PSRR	Power Supply Rejection Ratio	$2.7\text{ V} \leq V^+ \leq 5\text{ V}$ $V_O = 1\text{V}$ , $V_{\text{CM}} = 1\text{ V}$	50	60		dB
$V_{\text{CM}}$	Input Common-Mode Voltage Range	For CMRR $\geq 50\text{ dB}$	0	-0.2		V
				4.2	4	V
$A_V$	Large Signal Voltage Gain <sup>(3)</sup>	$R_L = 2\text{ k}\Omega$	15	100		V/mV
		$R_L = 2\text{ k}\Omega$ , Over Temperature	10			
$V_O$	Output Swing	$R_L = 2\text{ k}\Omega$ to 2.5 V	$V^+ - 300$	$V^+ - 40$		mV
		$R_L = 2\text{ k}\Omega$ to 2.5 V, Over Temperature	$V^+ - 400$			
		$R_L = 2\text{ k}\Omega$ to 2.5 V		120	300	
		$R_L = 2\text{ k}\Omega$ to 2.5 V, Over Temperature			400	
		$R_L = 10\text{ k}\Omega$ to 2.5 V	$V^+ - 100$	$V^+ - 10$		
		$R_L = 10\text{ k}\Omega$ to 2.5 V, Over Temperature	$V^+ - 200$			
		$R_L = 2\text{ k}\Omega$ to 2.5 V		65	180	
		$R_L = 2\text{ k}\Omega$ to 2.5 V, 125°C			280	
$I_O$	Output Short Circuit Current	Sourcing, $V_O = 0\text{ V}$	5	60		mA
		Sinking, $V_O = 5\text{ V}$	10	160		
$I_S$	Supply Current	Single		130	250	$\mu\text{A}$
		Single, Over Temperature			350	
		Dual (both amps)		210	440	
		Dual (both amps), Over Temperature			615	
		Quad (all four amps)		410	830	
		Quad (all four amps), Over Temperature			1160	

(1) All limits are ensured by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(3)  $R_L$  is connected to  $V^-$ . The output voltage is  $0.5\text{ V} \leq V_O \leq 4.5\text{ V}$ .

## 7.9 5-V AC Electrical Characteristics

Unless otherwise specified, all limits specified for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{ V}$ ,  $V^- = 0\text{ V}$ ,  $V_{\text{CM}} = 2.0\text{ V}$ ,  $V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ .

		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SR	Slew Rate	(3)		1		V/ $\mu\text{s}$
GBWP	Gain-Bandwidth Product	$C_L = 200\text{ pF}$		1		MHz
$\Phi_m$	Phase Margin			60		Deg
$G_m$	Gain Margin			10		dB
$e_n$	Input-Referred Voltage Noise	$f = 1\text{ kHz}$		39		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
$i_n$	Input-Referred Current Noise	$f = 1\text{ kHz}$		0.21		$\frac{\text{pA}}{\sqrt{\text{Hz}}}$

- (1) All limits are ensured by testing or statistical analysis.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (3) Connected as voltage follower with 3-V step input. Number specified is the slower of the positive and negative slew rates.

## 7.10 Typical Characteristics

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




Figure 1. Supply Current vs. Supply Voltage (LMV321-N)




Figure 2. Input Current vs. Temperature




Figure 3. Sourcing Current vs. Output Voltage




Figure 4. Sourcing Current vs. Output Voltage




Figure 5. Sinking Current vs. Output Voltage




Figure 6. Sinking Current vs. Output Voltage



## Typical Characteristics (continued)

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




Figure 7. Output Voltage Swing vs. Supply Voltage




Figure 8. Input Voltage Noise vs. Frequency




Figure 9. Input Current Noise vs. Frequency




Figure 10. Input Current Noise vs. Frequency




Figure 11. Crosstalk Rejection vs. Frequency






Figure 12. PSRR vs. Frequency

**Typical Characteristics (continued)**


Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




**Figure 13. CMRR vs. Frequency**




**Figure 14. CMRR vs. Input Common Mode Voltage**




**Figure 15. CMRR vs. Input Common Mode Voltage**



**Figure 16.  $\Delta V_{OS}$  vs. CMR**



**Figure 17.  $\Delta V_{OS}$  vs. CMR**



**Figure 18. Input Voltage vs. Output Voltage**

Typical Characteristics (continued)

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




Figure 19. Input Voltage vs. Output Voltage




Figure 20. Open Loop Frequency Response




Figure 21. Open Loop Frequency Response




Figure 22. Open Loop Frequency Response vs. Temperature




Figure 23. Gain and Phase vs. Capacitive Load




Figure 24. Gain and Phase vs. Capacitive Load

## Typical Characteristics (continued)

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




Figure 25. Slew Rate vs. Supply Voltage




Figure 26. Non-Inverting Large Signal Pulse Response




Figure 27. Non-Inverting Large Signal Pulse Response




Figure 28. Non-Inverting Large Signal Pulse Response




Figure 29. Non-Inverting Small Signal Pulse Response




Figure 30. Non-Inverting Small Signal Pulse Response

Typical Characteristics (continued)

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




Figure 31. Non-Inverting Small Signal Pulse Response




Figure 32. Inverting Large Signal Pulse Response




Figure 33. Inverting Large Signal Pulse Response




Figure 34. Inverting Large Signal Pulse Response




Figure 35. Inverting Small Signal Pulse Response










Figure 36. Inverting Small Signal Pulse Response


Typical Characteristics (continued)

Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .




**Typical Characteristics (continued)**


Unless otherwise specified,  $V_S = 5\text{ V}$ , single supply,  $T_A = 25^\circ\text{C}$ .



**Figure 43. Open Loop Output Impedance vs. Frequency**



**Figure 44. Short Circuit Current vs. Temperature (Sinking)**



**Figure 45. Short Circuit Current vs. Temperature (Sourcing)**

## 8 Detailed Description

### 8.1 Overview

The LMV358-N/LMV324-N are low voltage (2.7 V to 5.5 V) versions of the dual and quad commodity op amps LM358/LM324 (5 V to 30 V). The LMV321-N is the single channel version. The LMV321-N/LMV358-N/LMV324-N are the most cost effective solutions for applications where low voltage operation, space efficiency, and low price are important. They offer specifications that meet or exceed the familiar LM358/LM324. The LMV321-N/LMV358-N/LMV324-N have rail-to-rail output swing capability and the input common-mode voltage range includes ground. They all exhibit excellent speed to power ratio, achieving 1 MHz of bandwidth and 1-V/ $\mu$ s slew rate with low supply current.

#### 8.1.1 Benefits of the LMV321-N/LMV358-N/LMV324-N

##### 8.1.1.1 Size

The small footprints of the LMV321-N/LMV358-N/LMV324-N packages save space on printed circuit boards, and enable the design of smaller electronic products, such as cellular phones, pagers, or other portable systems. The low profile of the LMV321-N/LMV358-N/LMV324-N make them possible to use in PCMCIA type III cards.

##### 8.1.1.2 Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the LMV321-N/LMV358-N/LMV324-N can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

##### 8.1.1.3 Simplified Board Layout

These products help you to avoid using long PC traces in your PC board layout. This means that no additional components, such as capacitors and resistors, are needed to filter out the unwanted signals due to the interference between the long PC traces.

##### 8.1.1.4 Low Supply Current

These devices will help you to maximize battery life. They are ideal for battery powered systems.

##### 8.1.1.5 Low Supply Voltage

Texas Instruments provides ensured performance at 2.7 V and 5 V. These specifications ensure operation throughout the battery lifetime.

##### 8.1.1.6 Rail-to-Rail Output

Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

##### 8.1.1.7 Input Includes Ground

Allows direct sensing near GND in single supply operation.


Protection should be provided to prevent the input voltages from going negative more than  $-0.3V$  (at  $25^{\circ}C$ ). An input clamp diode with a resistor to the IC input terminal can be used.

##### 8.1.1.8 Ease of Use and Crossover Distortion


The LMV321-N/LMV358-N/LMV324-N offer specifications similar to the familiar LM324-N. In addition, the new LMV321-N/LMV358-N/LMV324-N effectively eliminate the output crossover distortion. The scope photos in [Figure 46](#) and [Figure 47](#) compare the output swing of the LMV324-N and the LM324-N in a voltage follower configuration, with  $V_S = \pm 2.5V$  and  $R_L (= 2 k\Omega)$  connected to GND. It is apparent that the crossover distortion has been eliminated in the new LMV324-N.



## Overview (continued)




**Figure 46. Output Swing of LMV324**



**Figure 47. Output Swing of LM324**

## 8.2 Functional Block Diagram




**Figure 48. Each Amplifier**

## 8.3 Feature Description

### 8.3.1 Capacitive Load Tolerance


The LMV321-N/LMV358-N/LMV324-N can directly drive 200 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, the circuit in [Figure 49](#) can be used.



**Figure 49. Indirectly Driving a Capacitive Load Using Resistive Isolation**


In [Figure 49](#), the isolation resistor  $R_{ISO}$  and the load capacitor  $C_L$  form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of  $R_{ISO}$ . The bigger the  $R_{ISO}$  resistor value, the more stable  $V_{OUT}$  will be. [Figure 50](#) is an output waveform of [Figure 49](#) using 620Ω for  $R_{ISO}$  and 510 pF for  $C_L$ .

## Feature Description (continued)



**Figure 50. Pulse Response of the LMV324 Circuit in Figure 49**

The circuit in Figure 51 is an improvement to the one in Figure 49 because it provides DC accuracy as well as AC stability. If there were a load resistor in Figure 49, the output would be voltage divided by  $R_{ISO}$  and the load resistor. Instead, in Figure 51,  $R_F$  provides the DC accuracy by using feed-forward techniques to connect  $V_{IN}$  to  $R_L$ . Caution is needed in choosing the value of  $R_F$  due to the input bias current of the LMV321-N/LMV358-N/LMV324-N.  $C_F$  and  $R_{ISO}$  serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of  $C_F$ . This in turn will slow down the pulse response.




**Figure 51. Indirectly Driving A Capacitive Load with DC Accuracy**

### 8.3.2 Input Bias Current Cancellation

The LMV321-N/LMV358-N/LMV324-N family has a bipolar input stage. The typical input bias current of LMV321-N/LMV358-N/LMV324-N is 15 nA with 5V supply. Thus a 100 k $\Omega$  input resistor will cause 1.5 mV of error voltage. By balancing the resistor values at both inverting and non-inverting inputs, the error caused by the amplifier's input bias current will be reduced. The circuit in Figure 52 shows how to cancel the error caused by input bias current.

**Feature Description (continued)**



**Figure 52. Cancelling the Error Caused by Input Bias Current**

**8.4 Device Functional Modes**

The LMV321-N/LMV321-N-Q1/LMV358-N/LMV358-N-Q1/LMV324-N/LMV324-N-Q1 are powered on when the supply is connected. They can be operated as a single supply or a dual supply operational amplifier depending on the application.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMV32x-N family of amplifiers is specified for operation from 2.7 V to 5 V ( $\pm 1.35$  V to  $\pm 2.5$  V). Many of the specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . They provide ground-sensing inputs as well as rail-to-rail output swing. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

### 9.2 Typical Applications

#### 9.2.1 Simple Low-Pass Active Filter

A simple active low-pass filter is shown in [Figure 53](#).




Figure 53. Simple Low-Pass Active Filter

##### 9.2.1.1 Design Requirements

The simple single pole active lowpass filter shown in [Figure 53](#) will pass low frequencies and attenuate frequencies above corner frequency ( $f_c$ ) at a roll-off rate of 20dB/Decade.

##### 9.2.1.2 Detailed Design Procedure

The values of  $R_1$ ,  $R_2$ ,  $R_3$  and  $C_1$  are selected using the formulas in [Figure 54](#). The low-frequency gain ( $\omega \rightarrow 0$ ) is defined by  $-R_3/R_1$ . This allows low-frequency gains other than unity to be obtained. The filter has a  $-20$  dB/decade roll-off after its corner frequency  $f_c$ .  $R_2$  should be chosen equal to the parallel combination of  $R_1$  and  $R_3$  to minimize errors due to bias current. The frequency response of the filter is shown in [Figure 55](#).

$$A_L = -\frac{R_3}{R_1}$$

$$f_c = \frac{1}{2\pi R_3 C_1}$$

$$R_2 = R_1 \parallel R_3$$

Figure 54. Simple Low-Pass Active Filter Equations

## Typical Applications (continued)

### 9.2.1.3 Application Curves




Figure 55. Frequency Response of Simple Low-Pass Active Filter


Note that the single-op-amp active filters are used in the applications that require low quality factor,  $Q (\leq 10)$ , low frequency ( $\leq 5$  kHz), and low gain ( $\leq 10$ ), or a small value for the product of gain times  $Q (\leq 100)$ . The op amp should have an open loop voltage gain at the highest frequency of interest at least 50 times larger than the gain of the filter at this frequency. In addition, the selected op amp should have a slew rate that meets the following requirement:

$$\text{Slew Rate} \geq 0.5 \times (\omega_H V_{OPP}) \times 10^{-6} \text{ V}/\mu\text{sec} \quad (1)$$

where  $\omega_H$  is the highest frequency of interest, and  $V_{OPP}$  is the output peak-to-peak voltage.

### 9.2.2 Difference Amplifier

The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier, in making a differential to single-ended conversion or in rejecting a common mode signal.



$$V_{OUT} = \left( \frac{R1 + R2}{R3 + R4} \right) \frac{R4}{R1} V_2 - \frac{R2}{R1} V_1 + \left( \frac{R1 + R2}{R3 + R4} \right) \frac{R3}{R1} \cdot \frac{V^+}{2}$$

$$\text{for } R1 = R3 \text{ and } R2 = R4$$

$$V_{OUT} = \frac{R2}{R1} (V_2 - V_1) + \frac{V^+}{2}$$

Figure 56. Difference Amplifier

### 9.2.3 Instrumentation Circuits

The input impedance of the previous difference amplifier is set by the resistors  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$ . To eliminate the problems of low input impedance, one way is to use a voltage follower ahead of each input as shown in the following two instrumentation amplifiers.

## Typical Applications (continued)

### 9.2.3.1 Three-Op-Amp Instrumentation Amplifier

The quad LMV324 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 57.





Figure 57. Three-Op-Amp Instrumentation Amplifier

The first stage of this instrumentation amplifier is a differential-input, differential-output amplifier, with two voltage followers. These two voltage followers assure that the input impedance is over 100 M $\Omega$ . The gain of this instrumentation amplifier is set by the ratio of  $R_2/R_1$ .  $R_3$  should equal  $R_1$ , and  $R_4$  equal  $R_2$ . Matching of  $R_3$  to  $R_1$  and  $R_4$  to  $R_2$  affects the CMRR. For good CMRR over temperature, low drift resistors should be used. Making  $R_4$  slightly smaller than  $R_2$  and adding a trim pot equal to twice the difference between  $R_2$  and  $R_4$  will allow the CMRR to be adjusted for optimum performance.

### 9.2.3.2 Two-Op-Amp Instrumentation Amplifier

A two-op-amp instrumentation amplifier can also be used to make a high-input-impedance DC differential amplifier (Figure 58). As in the three-op-amp circuit, this instrumentation amplifier requires precise resistor matching for good CMRR.  $R_4$  should equal  $R_1$  and,  $R_3$  should equal  $R_2$ .



$$V_o = \left(1 + \frac{R_4}{R_3}\right)(V_2 - V_1), \text{ where } R_1 = R_4 \text{ and } R_2 = R_3$$

$$\text{As shown: } V_o = 2(V_2 - V_1)$$

Figure 58. Two-Op-Amp Instrumentation Amplifier

## Typical Applications (continued)

### 9.2.3.3 Single-Supply Inverting Amplifier

There may be cases where the input signal going into the amplifier is negative. Because the amplifier is operating in single supply voltage, a voltage divider using  $R_3$  and  $R_4$  is implemented to bias the amplifier so the input signal is within the input common-mode voltage range of the amplifier. The capacitor  $C_1$  is placed between the inverting input and resistor  $R_1$  to block the DC signal going into the AC signal source,  $V_{IN}$ . The values of  $R_1$  and  $C_1$  affect the cutoff frequency,  $f_c = 1/2\pi R_1 C_1$ .

As a result, the output signal is centered around mid-supply (if the voltage divider provides  $V^+/2$  at the non-inverting input). The output can swing to both rails, maximizing the signal-to-noise ratio in a low voltage system.




Figure 59. Single-Supply Inverting Amplifier

### 9.2.4 Sallen-Key 2nd-Order Active Low-Pass Filter

The Sallen-Key 2nd-order active low-pass filter is illustrated in Figure 60. The DC gain of the filter is expressed as

$$A_{LP} = \frac{R_3}{R_4} + 1 \quad (2)$$

Its transfer function is

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{\frac{1}{C_1 C_2 R_1 R_2} A_{LP}}{S^2 + S \left( \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2} \right) + \frac{1}{C_1 C_2 R_1 R_2}} \quad (3)$$




Figure 60. Sallen-Key 2nd-Order Active Low-Pass Filter

## Typical Applications (continued)

### 9.2.4.1 Detailed Design Procedure

The following paragraphs explain how to select values for  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4$ ,  $C_1$ , and  $C_2$  for given filter requirements, such as  $A_{LP}$ ,  $Q$ , and  $f_c$ .

The standard form for a 2nd-order low pass filter is

$$\frac{V_{OUT}}{V_{IN}}(s) = \frac{A_{LP} \omega_c^2}{s^2 + \left(\frac{\omega_c}{Q}\right)s + \omega_c^2} \quad (4)$$

where

Q: Pole Quality Factor

$\omega_c$ : Corner Frequency

A comparison between [Equation 3](#) and [Equation 4](#) yields

$$\omega_c^2 = \frac{1}{C_1 C_2 R_1 R_2} \quad (5)$$

$$\frac{\omega_c}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2} \quad (6)$$

To reduce the required calculations in filter design, it is convenient to introduce normalization into the components and design parameters. To normalize, let  $\omega_c = \omega_n = 1$  rad/s, and  $C_1 = C_2 = C_n = 1$ F, and substitute these values into [Equation 5](#) and [Equation 6](#). From [Equation 5](#), we obtain

$$R_1 = \frac{1}{R_2} \quad (7)$$

From [Equation 6](#), we obtain

$$R_2 = \frac{1 \pm \sqrt{1 - 4Q^2(2 - A_{LP})}}{2Q} \quad (8)$$

For minimum DC offset,  $V^+ = V^-$ , the resistor values at both inverting and non-inverting inputs should be equal, which means

$$R_1 + R_2 = \frac{R_3 R_4}{R_3 + R_4} \quad (9)$$

From [Equation 2](#) and [Equation 9](#), we obtain

$$R_3 = (R_1 + R_2)A_{LP} \quad (10)$$

$$R_4 = \left(\frac{A_{LP}}{A_{LP} - 1}\right)(R_1 + R_2) \quad (11)$$

The values of  $C_1$  and  $C_2$  are normally close to or equal to

$$C = \frac{10}{f_c} \mu\text{F} \quad (12)$$

As a design example:

Require:  $A_{LP} = 2$ ,  $Q = 1$ ,  $f_c = 1$  kHz

Start by selecting  $C_1$  and  $C_2$ . Choose a standard value that is close to

$$C = \frac{10}{f_c} \mu\text{F} \quad (13)$$

$$C_1 = C_2 = \frac{10}{1 \times 10^3} \mu\text{F} = 0.01 \mu\text{F} \quad (14)$$



## Typical Applications (continued)

From Equation 7, Equation 8, Equation 10, and Equation 11,

$$R_1 = 1\Omega \quad (15)$$

$$R_2 = 1\Omega \quad (16)$$

$$R_3 = 4\Omega \quad (17)$$

$$R_4 = 4\Omega \quad (18)$$

The above resistor values are normalized values with  $\omega_n = 1$  rad/s and  $C_1 = C_2 = C_n = 1$ F. To scale the normalized cutoff frequency and resistances to the real values, two scaling factors are introduced, frequency scaling factor ( $k_f$ ) and impedance scaling factor ( $k_m$ ).

$$k_f = \frac{\omega_c}{\omega_n} = \frac{2\pi \times 1 \times 10^3}{1} = 2\pi \times 10^3$$

$$k_m k_f = \frac{C_n}{C_1}$$

$$k_m = 1.59 \times 10^4 \quad (19)$$

Scaled values:

$$R_2 = R_1 = 15.9 \text{ k}\Omega \quad (20)$$

$$R_3 = R_4 = 63.6 \text{ k}\Omega \quad (21)$$

$$C_1 = C_2 = 0.01 \text{ }\mu\text{F} \quad (22)$$

An adjustment to the scaling may be made in order to have realistic values for resistors and capacitors. The actual value used for each component is shown in the circuit.

### 9.2.5 2nd-Order High Pass Filter

A 2nd-order high pass filter can be built by simply interchanging those frequency selective components ( $R_1$ ,  $R_2$ ,  $C_1$ ,  $C_2$ ) in the Sallen-Key 2nd-order active low pass filter. As shown in Figure 61, resistors become capacitors, and capacitors become resistors. The resulted high pass filter has the same corner frequency and the same maximum gain as the previous 2nd-order low pass filter if the same components are chosen.




Figure 61. Sallen-Key 2nd-Order Active High-Pass Filter

### 9.2.6 State Variable Filter

A state variable filter requires three op amps. One convenient way to build state variable filters is with a quad op amp, such as the LMV324 (Figure 62).

## Typical Applications (continued)

This circuit can simultaneously represent a low-pass filter, high-pass filter, and bandpass filter at three different outputs. The equations for these functions are listed below. It is also called "Bi-Quad" active filter as it can produce a transfer function which is quadratic in both numerator and denominator.




Figure 62. State Variable Active Filter

$$V_{LP} = \left( \frac{2R_3}{R_2 + R_3} \right) \frac{\frac{1}{R^2 C^2}}{S^2 + \frac{1}{\left( \frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN}$$

$$V_{HP} = \left( \frac{2R_3}{R_2 + R_3} \right) \frac{S^2}{S^2 + \frac{1}{\left( \frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN}$$

$$V_{BP} = \left( \frac{2R_3}{R_2 + R_3} \right) \frac{\left( \frac{1}{RC} \right) S}{S^2 + \frac{1}{\left( \frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN} \quad (23)$$

where for all three filters,

$$Q = \frac{R_2 + R_3}{2R_2} \quad (24)$$

$$\omega_0 = \frac{1}{RC} \quad (\text{resonant frequency}) \quad (25)$$

### 9.2.6.1 Detailed Design Procedure

Assume the system design requires a bandpass filter with  $f_o = 1 \text{ kHz}$  and  $Q = 50$ . What needs to be calculated are capacitor and resistor values.

First choose convenient values for  $C_1$ ,  $R_1$  and  $R_2$ :

$$C_1 = 1200 \text{ pF} \quad (26)$$

**Typical Applications (continued)**

$$2R_2 = R_1 = 30 \text{ k}\Omega \tag{27}$$

Then from Equation 24,

$$R_3 = R_2(2Q-1)$$

$$R_3 = 15 \text{ k}\Omega \times (2 \times 50 - 1)$$

$$= 1.5 \text{ M}\Omega \tag{28}$$

From Equation 25,

$$R = \frac{1}{\omega_0 C_1}$$


$$R = \frac{1}{(2\pi \times 10^3)(1.2 \times 10^{-9})}$$

$$= 132.7 \text{ k}\Omega \tag{29}$$

From the above calculated values, the midband gain is  $H_0 = R_3/R_2 = 100$  (40 dB). The nearest 5% standard values have been added to Figure 62.

**9.2.7 Pulse Generators and Oscillators**

A pulse generator is shown in Figure 63. Two diodes have been used to separate the charge and discharge paths to capacitor C.



**Figure 63. Pulse Generator**

When the output voltage  $V_O$  is first at its high,  $V_{OH}$ , the capacitor C is charged toward  $V_{OH}$  through  $R_2$ . The voltage across C rises exponentially with a time constant  $\tau = R_2C$ , and this voltage is applied to the inverting input of the op amp. Meanwhile, the voltage at the non-inverting input is set at the positive threshold voltage ( $V_{TH+}$ ) of the generator. The capacitor voltage continually increases until it reaches  $V_{TH+}$ , at which point the output of the generator will switch to its low,  $V_{OL}$  which 0V is in this case. The voltage at the non-inverting input is switched to the negative threshold voltage ( $V_{TH-}$ ) of the generator. The capacitor then starts to discharge toward  $V_{OL}$  exponentially through  $R_1$ , with a time constant  $\tau = R_1C$ . When the capacitor voltage reaches  $V_{TH-}$ , the output of the pulse generator switches to  $V_{OH}$ . The capacitor starts to charge, and the cycle repeats itself.

Typical Applications (continued)




Figure 64. Waveforms of the Circuit in Figure 16

As shown in the waveforms in Figure 64, the pulse width ( $T_1$ ) is set by  $R_2$ ,  $C$  and  $V_{OH}$ , and the time between pulses ( $T_2$ ) is set by  $R_1$ ,  $C$  and  $V_{OL}$ . This pulse generator can be made to have different frequencies and pulse width by selecting different capacitor value and resistor values.

Figure 65 shows another pulse generator, with separate charge and discharge paths. The capacitor is charged through  $R_1$  and is discharged through  $R_2$ .

## Typical Applications (continued)




Figure 65. Pulse Generator

Figure 66 is a squarewave generator with the same path for charging and discharging the capacitor.




Figure 66. Squarewave Generator

### 9.2.8 Current Source and Sink

The LMV321-N/LMV358-N/LMV324-N can be used in feedback loops which regulate the current in external PNP transistors to provide current sources or in external NPN transistors to provide current sinks.

#### 9.2.8.1 Fixed Current Source

A multiple fixed current source is shown in Figure 67. A voltage ( $V_{REF} = 2V$ ) is established across resistor  $R_3$  by the voltage divider ( $R_3$  and  $R_4$ ). Negative feedback is used to cause the voltage drop across  $R_1$  to be equal to  $V_{REF}$ . This controls the emitter current of transistor  $Q_1$  and if we neglect the base current of  $Q_1$  and  $Q_2$ , essentially this same current is available out of the collector of  $Q_1$ .

Large input resistors can be used to reduce current loss and a Darlington connection can be used to reduce errors due to the  $\beta$  of  $Q_1$ .

The resistor,  $R_2$ , can be used to scale the collector current of  $Q_2$  either above or below the 1 mA reference value.

Typical Applications (continued)




Figure 67. Fixed Current Source

9.2.8.2 High Compliance Current Sink

A current sink circuit is shown in Figure 68. The circuit requires only one resistor ( $R_E$ ) and supplies an output current which is directly proportional to this resistor value.




Figure 68. High Compliance Current Sink

## Typical Applications (continued)

### 9.2.9 Power Amplifier

A power amplifier is illustrated in [Figure 69](#). This circuit can provide a higher output current because a transistor follower is added to the output of the op amp.




Figure 69. Power Amplifier

### 9.2.10 LED Driver

The LMV321-N/LMV358-N/LMV324-N can be used to drive an LED as shown in [Figure 70](#).




Figure 70. LED Driver

### 9.2.11 Comparator With Hysteresis

The LMV321-N/LMV358-N/LMV324-N can be used as a low power comparator. [Figure 71](#) shows a comparator with hysteresis. The hysteresis is determined by the ratio of the two resistors.

$$V_{TH+} = V_{REF}/(1+R_1/R_2) + V_{OH}/(1+R_2/R_1) \quad (30)$$

$$V_{TH-} = V_{REF}/(1+R_1/R_2) + V_{OL}/(1+R_2/R_1) \quad (31)$$

$$V_H = (V_{OH} - V_{OL})/(1+R_2/R_1) \quad (32)$$

where

$V_{TH+}$ : Positive Threshold Voltage

$V_{TH-}$ : Negative Threshold Voltage

$V_{OH}$ : Output Voltage at High

$V_{OL}$ : Output Voltage at Low

$V_H$ : Hysteresis Voltage

Since LMV321-N/LMV358-N/LMV324-N have rail-to-rail output, the  $(V_{OH} - V_{OL})$  is equal to  $V_S$ , which is the supply voltage.

$$V_H = V_S/(1+R_2/R_1) \quad (33)$$

## Typical Applications (continued)

The differential voltage at the input of the op amp should not exceed the specified absolute maximum ratings. For real comparators that are much faster, we recommend you use Texas Instruments's LMV331/LMV93/LMV339, which are single, dual and quad general purpose comparators for low voltage operation.




Figure 71. Comparator with Hysteresis

## 10 Power Supply Recommendations

The LMV3xx-N is specified for operation from 2.7 V to 5.5 V; many specifications apply from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the [Layout Guidelines](#) section.

## 11 Layout


### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from  $V+$  to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to [Circuit Board Layout Techniques](#), [SLOA089](#).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping  $R_F$  and  $R_G$  close to the inverting input minimizes parasitic capacitance, as shown in [Layout Example](#).
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



## 11.2 Layout Example



**Figure 72. Operational Amplifier Board Layout for Noninverting Configuration**

## 12 Device and Documentation Support

### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LMV321-N	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMV321-N-Q1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMV358-N	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMV358-N-Q1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMV324-N	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
LMV324-N-Q1	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.2 Trademarks

All trademarks are the property of their respective owners.

### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV321M5	NRND	SOT-23	DBV	5	1000	TBD	Call TI	Call TI	-40 to 85	A13	
LMV321M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A13	<a href="#">Samples</a>
LMV321M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A13	<a href="#">Samples</a>
LMV321M7	NRND	SC70	DCK	5	1000	TBD	Call TI	Call TI	-40 to 85	A12	
LMV321M7/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A12	<a href="#">Samples</a>
LMV321M7X	NRND	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 85	A12	
LMV321M7X/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	A12	<a href="#">Samples</a>
LMV321Q1M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AYA	<a href="#">Samples</a>
LMV321Q1M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AYA	<a href="#">Samples</a>
LMV321Q3M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AZA	<a href="#">Samples</a>
LMV321Q3M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AZA	<a href="#">Samples</a>
LMV324M	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 85	LMV324M	
LMV324M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324M	<a href="#">Samples</a>
LMV324MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324 MT	<a href="#">Samples</a>
LMV324MTX	NRND	TSSOP	PW	14	2500	TBD	Call TI	Call TI	-40 to 85	LMV324 MT	
LMV324MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324 MT	<a href="#">Samples</a>
LMV324MX	NRND	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 85	LMV324M	
LMV324MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324M	<a href="#">Samples</a>
LMV324Q1MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV324Q1 MA	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV324Q1MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV324Q1 MA	<a href="#">Samples</a>
LMV324Q1MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV324 Q1MT	<a href="#">Samples</a>
LMV324Q1MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV324 Q1MT	<a href="#">Samples</a>
LMV324Q3MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324Q3 MA	<a href="#">Samples</a>
LMV324Q3MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324Q3 MA	<a href="#">Samples</a>
LMV324Q3MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324 Q3MT	<a href="#">Samples</a>
LMV324Q3MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV324 Q3MT	<a href="#">Samples</a>
LMV358M	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMV 358M	
LMV358M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV 358M	<a href="#">Samples</a>
LMV358MM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 85	V358	
LMV358MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	V358	<a href="#">Samples</a>
LMV358MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	V358	<a href="#">Samples</a>
LMV358MX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LMV 358M	
LMV358MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV 358M	<a href="#">Samples</a>
LMV358Q1MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV35 8Q1MA	<a href="#">Samples</a>
LMV358Q1MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV35 8Q1MA	<a href="#">Samples</a>
LMV358Q1MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AFAA	<a href="#">Samples</a>
LMV358Q1MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AFAA	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV358Q3MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV358Q3MA	<a href="#">Samples</a>
LMV358Q3MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMV358Q3MAX	<a href="#">Samples</a>
LMV358Q3MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AHAA	<a href="#">Samples</a>
LMV358Q3MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	AHAA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF LMV321-N, LMV321-N-Q1, LMV324-N, LMV324-N-Q1, LMV358-N, LMV358-N-Q1 :**

- Catalog: [LMV321-N](#), [LMV324-N](#), [LMV358-N](#)
- Automotive: [LMV321-N-Q1](#), [LMV324-N-Q1](#), [LMV358-N-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV321M5	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321M7	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV321M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV321M7X	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV321M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV321Q1M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321Q1M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321Q3M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV321Q3M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV324MTX	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV324MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV324MX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV324MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV324Q1MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV324Q1MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV324Q3MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV324Q3MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LMV358MM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV358MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV358Q1MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV358Q1MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358Q1MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358Q3MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV358Q3MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV358Q3MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV321M5	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV321M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV321M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV321M7	SC70	DCK	5	1000	210.0	185.0	35.0
LMV321M7/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV321M7X	SC70	DCK	5	3000	210.0	185.0	35.0
LMV321M7X/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV321Q1M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV321Q1M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV321Q3M5/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LMV321Q3M5X/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV324MTX	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV324MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV324MX	SOIC	D	14	2500	367.0	367.0	35.0
LMV324MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV324Q1MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV324Q1MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV324Q3MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV324Q3MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LMV358MM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV358MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV358MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV358MX	SOIC	D	8	2500	367.0	367.0	35.0
LMV358MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV358Q1MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV358Q1MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV358Q1MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV358Q3MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV358Q3MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV358Q3MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)


PLASTIC SMALL OUTLINE





- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/G 08/15

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AA.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated