











LMV831, LMV832, LMV834

SNOSAZ6C - AUGUST 2008 - REVISED NOVEMBER 2015

# LMV831 Single / LMV832 Dual / LMV834 Quad 3.3-MHz Low-Power CMOS, EMI-Hardened **Operational Amplifiers**

#### **Features**

- Unless Otherwise Noted, Typical Values at  $T_A = 25^{\circ}C, V^+ = 3.3 V$
- Supply Voltage 2.7 V to 5.5 V
- Supply Current (per Channel) 240 µA
- Input Offset Voltage 1-mV Maximum
- Input Bias Current 0.1 pA
- GBW 3.3 MHz
- EMIRR at 1.8 GHz 120 dB
- Input Noise Voltage at 1 kHz 12 nV/√Hz
- Slew Rate 2 V/µs
- Output Voltage Swing Rail-to-Rail
- Output Current Drive 30 mA
- Operating Ambient Temperature Range -40°C to

# **Applications**

- Photodiode Preamps
- Piezoelectric Sensors
- Portable/Battery-Powered Electronic Equipment
- Filters and Buffers
- PDAs and Phone Accessories

# 3 Description

TI's LMV83x devices are CMOS input, low-power operation amplifier ICs, providing a low input bias current, a wide temperature range of -40°C to 125°C, and exceptional performance, making them robust general-purpose parts. Additionally, the LMV83x are EMI-hardened to minimize any interference, making them ideal for EMI-sensitive applications.

The unity gain stable LMV83x feature 3.3-MHz of bandwidth while consuming only 0.24 mA of current per channel. These parts also maintain stability for capacitive loads as large as 200 pF. The LMV83x provide superior performance and economy in terms of power and space usage.


This family of parts has a maximum input offset voltage of 1 mV, a rail-to-rail output stage and an input common-mode voltage range that includes ground. Over an operating range from 2.7 V to 5.5 V, the LMV83x provide a PSRR of 93 dB, and a CMRR of 91 dB. The LMV831 is offered in the space-saving 5-pin SC70 package, the LMV832 in the 8-pin VSSOP and the LMV834 is offered in the 14--in TSSOP package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMV831	SC70 (5)	1.25 mm × 2.00 mm
LMV832	VSSOP (8)	3.00 mm × 3.00 mm
LMV834	TSSOP (14)	4.40 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application





#### **Table of Contents**

1	Features 1	7.4 Device Functional Modes	20
2	Applications 1	8 Application and Implementation	23
3	Description 1	8.1 Application Information	2
4	Revision History2	8.2 Typical Application	2
5	Pin Configuration and Functions3	9 Power Supply Recommendations	2
6	Specifications4	10 Layout	20
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines	20
	6.2 ESD Ratings	10.2 Layout Example	20
	6.3 Recommended Operating Conditions	11 Device and Documentation Support	2
	6.4 Thermal Information	11.1 Device Support	2 <sup>-</sup>
	6.5 Electrical Characteristics, 3.3 V	11.2 Documentation Support	2 <sup>.</sup>
	6.6 Electrical Characteristics, 5 V	11.3 Related Links	2 <sup>-</sup>
	6.7 Typical Characteristics	11.4 Community Resources	2 <sup>2</sup>
7	Detailed Description	11.5 Trademarks	2 <sup>-</sup>
	7.1 Overview	11.6 Electrostatic Discharge Caution	2
	7.2 Functional Block Diagram	11.7 Glossary	<mark>2</mark>
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	28

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (March 2013) to Revision C

**Page** 


# Changes from Revision A (March 2013) to Revision B


Page


Product Folder Links: LMV831 LMV832 LMV834



# 5 Pin Configuration and Functions







### **Pin Functions**

		PIN		TYPE	DESCRIPTION			
NAME	SC70	VSSOP	TSSOP	1176	DESCRIPTION			
IN+	1	_	_	I	Noninverting Input			
IN-	3	_	_	1	Inverting Input			
IN A <sup>+</sup>	_	3	3	1	Noninverting Input, Channel A			
IN A <sup>-</sup>		2	2	I	Inverting Input, Channel A			
IN B <sup>+</sup>		5	5	I	Noninverting Input, Channel B			
IN B <sup>-</sup>	-	6	6	I	Inverting Input, Channel B			
IN C <sup>+</sup>	l	_	10	I	Noninverting Input, Channel C			
IN C	_	_	9	1	Inverting Input, Channel C			
IN D <sup>+</sup>		_	12	1	Noninverting Input, Channel D			
IN D-		_	13	1	Inverting Input, Channel D			
OUT A	l	1	1	0	Output, Channel A			
OUT B		7	7	0	Output, Channel B			
OUT C	_	_	8	0	Output, Channel C			
OUT D		_	14	0	Output, Channel D			
OUTPUT	4		_	0	Output			
V <sup>+</sup>	5	8	4	Р	Positive (highest) Power Supply			
V <sup>-</sup>	2	4	11	Р	Negative (lowest) Power Supply			

Product Folder Links: LMV831 LMV832 LMV834



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

See (1)(2)

	MIN	MAX	UNIT
V <sub>IN</sub> differential	±Supply	Voltage	V
Supply voltage (V <sub>S</sub> = V <sup>+</sup> – V <sup>-</sup> )		6	V
Voltage at input/output pins	V <sup>-</sup> - 0.4	$V^+ + 0.4$	V
Junction temperature <sup>(3)</sup>		150	°C
Soldering information Infrared or Convection (20 sec)		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

# 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge (1)	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1000	V
		Machine Model (MM)	±200	

<sup>(1)</sup> Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

#### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature range <sup>(1)</sup>	-40	125	°C
Supply voltage $(V_S = V^+ - V^-)$	2.7	5.5	V

<sup>(1)</sup> The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.4 Thermal Information

		LMV831	LMV832	LMV834	
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	DGK (VSSOP)	PW (TSSOP)	UNIT
		5 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	267.7	177.1	118.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	96.6	67.1	44.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.8	97.5	60.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.5	9.9	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.9	96.1	59.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.



#### 6.5 Electrical Characteristics, 3.3 V

Unless otherwise specified, all limits are specified for at  $T_A = 25$  °C,  $V^+ = 3.3$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ .

	PARAMETER	TEST CON	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
.,	1(4)	T <sub>A</sub> = 25°C			±0.25	±1	>/	
Vos	Input offset voltage (4)	-40°C ≤ T <sub>A</sub> ≤ +125°C				±1.23	mV	
TCV <sub>OS</sub>	Input offset voltage temperature drift (4)(5)	LMV831, LMV832			±0.5	±1.5	μV/°C	
	temperature dilit.	LMV834			±0.5	±1.7		
	Input bias current <sup>(5)</sup>	T <sub>A</sub> = 25°C			0.1	10	pA	
I <sub>B</sub>	input bias current	$-40$ °C $\leq T_A \leq +125$ °C				500	pΑ	
I <sub>OS</sub>	Input offset current				1		pA	
CMRR	Common-mode	0.2 V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> − 1.2 V	T <sub>A</sub> = 25°C	76	91		dB	
CIVIKK	rejection ratio <sup>(4)</sup>	0.2 V = V <sub>CM</sub> = V - 1.2 V	-40°C ≤ T <sub>A</sub> ≤ +125°C	75			uБ	
PSRR	Power supply	$2.7 \text{ V} \le \text{V}^+ \le 5.5 \text{ V},$	T <sub>A</sub> = 25°C	76	93		dB	
FSKK	rejection ratio (4)	V <sub>OUT</sub> = 1 V	$-40$ °C $\leq T_A \leq +125$ °C	75			uБ	
		$V_{RF\_PEAK} = 100 \text{ mV}_P (-20 \text{ d})$ f = 400 MHz	B <sub>P</sub> ),		80			
514100	EMI rejection ratio, IN+ and IN- <sup>(6)</sup>	$V_{RF\_PEAK} = 100 \text{ mV}_P (-20 \text{ d})$ f = 900 MHz	B <sub>P</sub> ),		90		40	
EMIRR		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dB}_P),$ $f = 1800 \text{ MHz}$ $V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dB}_P),$ f = 2400  MHz			110		dB	
					120			
CMVR	Input common-mode voltage range	CMRR ≥ 65 dB		-0.1		2.1	V	
	<u> </u>		LMV831, LMV832	102	121			
		$R_L = 2 k\Omega$ , $V_{OUT} = 0.15 V to 1.65 V$ ,	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	102				
		$V_{OUT} = 3.15 \text{ V to } 1.65 \text{ V}$	LMV834	102	121			
	Large signal		LMV834 -40°C ≤ T <sub>A</sub> ≤ +125°C	102			15	
A <sub>VOL</sub>	voltage gain <sup>(7)</sup>		LMV831, LMV832	104	126		dB	
		$R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 0.1 \text{ V to } 1.65 \text{ V}$ ,	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	104				
		$V_{OUT} = 3.2 \text{ V to } 1.65 \text{ V}$	LMV834	104	123			
			LMV834 -40°C ≤ T <sub>A</sub> ≤ +125°C	103				

(5) This parameter is specified by design and/or characterization and is not tested in production.

(6) The EMI Rejection Ratio is defined as EMIRR = 20log ( $V_{RF}$  PEAK/ $\Delta V_{OS}$ ).

Copyright © 2008–2015, Texas Instruments Incorporated

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(4)</sup> The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.

<sup>(7)</sup> The specified limits represent the lower of the measured values for each output range condition.



# **Electrical Characteristics, 3.3 V (continued)**

Unless otherwise specified, all limits are specified for at  $T_A = 25$  °C,  $V^+ = 3.3$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ .

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
			LMV831, LMV832		29	36	
		$R_L = 2 k\Omega \text{ to } V^+/2$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C			43	
			LMV834		31	38	
	Output voltage		LMV834 -40°C ≤ T <sub>A</sub> ≤ +125°C			44	
	swing high		LMV831, LMV832		6	8	mV from
V <sub>OUT</sub>		$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C			9	either rail
			LMV834		7	9	
			LMV834 $-40$ °C $\leq$ T <sub>A</sub> $\leq$ +125°C			10	
		$R = 2 k\Omega$ to $V^+/2$	T <sub>A</sub> = 25°C		25	34	
	Output voltage	K = 2 K12 tO V /2	-40°C ≤ T <sub>A</sub> ≤ +125°C			43	
	swing low	$R_L = 10 \text{ k}\Omega \text{ to V}^{+}/2$	$T_A = 25^{\circ}C$		5	8	
		$R_L = 10 \text{ k}\Omega \text{ to V} / 2$	-40°C ≤ T <sub>A</sub> ≤ +125°C			10	
	Output short circuit current		LMV831, LMV832	27	28		
		Sourcing, $V_{OUT} = V_{CM}$ , $V_{IN} = 100 \text{ mV}$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	22			
I <sub>OUT</sub>			LMV834	24	28		mA
			LMV834 -40°C ≤ T <sub>A</sub> ≤ +125°C	19			
		Sinking, V <sub>OUT</sub> = V <sub>CM</sub> ,	T <sub>A</sub> = 25°C	27	32		
		V <sub>IN</sub> = −100 mV	-40°C ≤ T <sub>A</sub> ≤ +125°C	21			
		LMV831			0.24	0.27	
		LMV831, –40°C ≤ T <sub>A</sub> ≤ +125°C				0.3	
		LMV832			0.46	0.51	
I <sub>S</sub>	Supply current	LMV832, –40°C ≤ T <sub>A</sub> ≤ +125°C				0.58	mA
		LMV834			0.9	1	
		LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C				1.16	
SR	Slew rate <sup>(8)</sup>	$A_V = +1$ , $V_{OUT} = 1 V_{PP}$ , 10% to 90%			2		V/μs
GBW	Gain bandwidth product				3.3		MHz
$\Phi_{m}$	Phase margin				65		deg
	Input referred	f = 1 kHz			12		nV/√Hz
e <sub>n</sub>	voltage noise	f = 10 kHz			10		IIV/ VMZ
i <sub>n</sub>	Input referred current noise	f = 1 kHz			0.005		pA/√ <del>Hz</del>
R <sub>OUT</sub>	Closed-loop output impedance	f = 2 MHz			500		Ω

<sup>(8)</sup> Number specified is the slower of positive and negative slew rates.

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



# **Electrical Characteristics, 3.3 V (continued)**

Unless otherwise specified, all limits are specified for at  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ .

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
6	Common-mode input capacitance			15		~F
C <sub>IN</sub>	Differential-mode input capacitance			20		pF
THD+N	Total harmonic distortion + noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02%		

#### 6.6 Electrical Characteristics, 5 V

Unless otherwise specified, all limits are specified for at  $T_A = 25^{\circ}C$ ,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ . (1)

	PARAMETER	TEST CONI	DITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
\/	In a set offered scales are (4)	T <sub>A</sub> = 25°C			±0.25	±1	\/	
Vos	Input offset voltage (4)	-40°C ≤ T <sub>A</sub> ≤ +125°C				±1.23	mV	
TCVos	Input offset voltage temperature drift <sup>(4)(5)</sup>	LMV831, LMV832			±0.5	±1.5	μV/°C	
	temperature drift (1709)	LMV834			±0.5	±1.7	·	
	Input bias current <sup>(5)</sup>	T <sub>A</sub> = 25°C			0.1	10	~^	
I <sub>B</sub>	input bias current	$-40$ °C $\leq T_A \leq +125$ °C				500	pA	
Ios	Input offset current				1		pА	
CMPD	CMRR Common-mode rejection ratio (4)	0 V ≤ V <sub>CM</sub> ≤ V <sup>+</sup> −1.2 V	T <sub>A</sub> = 25°C	77	93		dB	
CIVIKK		rejection ratio (4)	0 V S V <sub>CM</sub> S V -1.2 V	$-40$ °C $\leq T_A \leq +125$ °C	77			uБ
PSRR	Power supply	$2.7 \text{ V} \le \text{V}^+ \le 5.5 \text{ V},$	T <sub>A</sub> = 25°C	76	93		dB	
PSKK	rejection ratio (4)	V <sub>OUT</sub> = 1 V	$-40$ °C $\leq T_A \leq +125$ °C	75			uБ	
		$V_{RF\_PEAK} = 100 \text{ mV}_P \text{ (-20 dB}_P \text{ f} = 400 \text{ MHz}$	),		80			
EMIRR	EMI rejection ratio,	$V_{RF\_PEAK} = 100 \text{ mV}_P (-20 \text{ dB}_P)$ f = 900 MHz	),		90		٩D	
EWIKK	IN+ and IN-(6)	$V_{RF\_PEAK} = 100 \text{ mV}_P (-20 \text{ dB}_P)$ f = 1800 MHz	),		110		dB	
		$V_{RF\_PEAK}$ =100 m $V_P$ (-20 d $B_P$ ), f = 2400 MHz			120			
CMVR	Input common-mode voltage range	CMRR ≥ 65 dB		-0.1		3.8	V	

<sup>(1)</sup> Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(4)</sup> The typical value is calculated by applying absolute value transform to the distribution, then taking the statistical average of the resulting distribution.

<sup>(5)</sup> This parameter is specified by design and/or characterization and is not tested in production.

<sup>(6)</sup> The EMI Rejection Ratio is defined as EMIRR = 20log ( $V_{RF\_PEAK}/\Delta V_{OS}$ ).



# **Electrical Characteristics, 5 V (continued)**

Unless otherwise specified, all limits are specified for at  $T_A = 25$ °C,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ . (1)

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT	
			LMV831, LMV832	107	127			
		$R_L = 2 k\Omega$ , $V_{OUT} = 0.15 V \text{ to } 2.5 V$ ,	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	106				
		$V_{OUT} = 4.85 \text{ V to } 2.5 \text{ V}$	LMV834	104	127			
٨	Large signal voltage		LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C	104			dB	
A <sub>VOL</sub>	gain <sup>(7)</sup>		LMV831, LMV832	107	130		ив	
		$R_L = 10 \text{ k}\Omega,$ $V_{OUT} = 0.1 \text{ V to } 2.5 \text{ V},$ $V_{OUT} = 4.9 \text{ V to } 2.5 \text{ V}$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	107				
		V <sub>OUT</sub> = 4.9 V to 2.5 V	LMV834	105	127			
			LMV834, -40°C $\leq$ T <sub>A</sub> $\leq$ +125°C	104				
			LMV831, LMV832		32	42		
	Output voltage swing high	$R_L = 2 k\Omega \text{ to } V^+/2$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C			49		
				LMV834		35	45	
			LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C			52		
		wing high $R_L = 10 \; k\Omega \; to \; V^+/2$	LMV831, LMV832		6	9	mV from	
V <sub>OUT</sub>			LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C			10	either rai	
			LMV834		7	10		
			LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C			11		
		$R_L = 2 k\Omega \text{ to V}^+/2$	$T_A = 25^{\circ}C$		27	43		
	Output voltage		$-40$ °C $\leq$ T <sub>A</sub> $\leq$ +125°C			52		
	swing low	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	$T_A = 25^{\circ}C$		6	10		
		T(_ = 10 K22 to V /2	-40°C ≤ T <sub>A</sub> ≤ $+125$ °C			12		
			LMV831, LMV832	59	66			
		Sourcing V <sub>OUT</sub> = V <sub>CM</sub> V <sub>IN</sub> = 100 mV	LMV831, LMV832, $-40^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ +125 $^{\circ}$ C	49				
			LMV834	57	63			
lou-	Output short		LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C	45			mA	
Гоит	circuit current		LMV831, LMV832	50	64		ША	
		Sinking $V_{OUT} = V_{CM}$ $V_{IN} = -100 \text{ mV}$	LMV831, LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C	41				
			LMV834	53	63			
			LMV834, -40°C ≤ T <sub>A</sub> ≤ +125°C	41				

<sup>(7)</sup> The specified limits represent the lower of the measured values for each output range condition.

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



# **Electrical Characteristics, 5 V (continued)**

Unless otherwise specified, all limits are specified for at  $T_A = 25$ °C,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = V^+/2$ , and  $R_L = 10$  k $\Omega$  to  $V^+/2$ . (1)


	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
		LMV831		0.25	0.27	
		LMV831, -40°C ≤ T <sub>A</sub> ≤ +125°C			0.31	
		LMV832		0.47	0.52	
I <sub>S</sub>	Supply current	LMV832, -40°C ≤ T <sub>A</sub> ≤ +125°C			0.6	mA
		LMV834		0.92	1.02	
		LMV834, $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			1.18	
SR	Slew rate <sup>(8)</sup>	A <sub>V</sub> = +1, V <sub>OUT</sub> = 2 V <sub>PP</sub> , 10% to 90%		2		V/μs
GBW	Gain bandwidth product			3.3		MHz
$\Phi_{m}$	Phase margin			65		deg
	Input referred	f = 1 kHz		12		nV/√ <del>Hz</del>
e <sub>n</sub>	voltage noise	f = 10 kHz		10		IIV/ VIIZ
i <sub>n</sub>	Input referred current noise	f = 1 kHz		0.005		pA/√ <del>Hz</del>
R <sub>OUT</sub>	Closed-loop output impedance	f = 2 MHz		500		Ω
	Common-mode input capacitance			14		
C <sub>IN</sub>	Differential-mode input capacitance			20		pF
THD+N	Total harmonic distortion + noise	f = 1 kHz, A <sub>V</sub> = 1, BW ≥ 500 kHz		0.02%		

<sup>(8)</sup> Number specified is the slower of positive and negative slew rates.



# 6.7 Typical Characteristics

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.





# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.





Figure 11. Supply Current vs Supply Voltage Quad LMV834

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**


At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.





# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.




**Conditions** 

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.




Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.



Product Folder Links: LMV831 LMV832 LMV834

Figure 35. THD+N vs Frequency


Submit Documentation Feedback

Figure 36. THD+N vs Amplitude

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

At  $T_A = 25$ °C,  $R_L = 10$  k $\Omega$ ,  $V^+ = 3.3$  V,  $V^- = 0$  V, Unless otherwise specified.






#### 7 Detailed Description

#### 7.1 Overview

The LMV831, LMV832, and LMV834 are operational amplifiers with excellent specifications, such as low offset, low noise and a rail-to-rail output. The EMI hardening makes the LMV831, LMV832 or LMV834 a must for almost all operational amplifier applications that are exposed to Radio Frequency (RF) signals such as the signals transmitted by mobile phones or wireless computer peripherals. The LMV831, LMV832, and LMV834 will effectively reduce disturbances caused by RF signals to a level that will be hardly noticeable. This again reduces the need for additional filtering and shielding. Using this EMI resistant series of operational amplifiers will thus reduce the number of components and space needed for applications that are affected by EMI, and will help applications, not yet identified as possible EMI sensitive, to be more robust for EMI.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

nts Incorporated Submit Documentation Feedback



#### 7.3 Feature Description

#### 7.3.1 Input Characteristics

The input common-mode voltage range of the LMV831, LMV832, and LMV834 includes ground, and can even sense well below ground. The CMRR level does not degrade for input levels up to 1.2 V below the supply voltage. For a supply voltage of 5 V, the maximum voltage that should be applied to the input for best CMRR performance is thus 3.8 V.

When not configured as unity gain, this input limitation will usually not degrade the effective signal range. The output is rail-to-rail and therefore will introduce no limitations to the signal range.

The typical offset is only 0.25 mV, and the  $TCV_{OS}$  is 0.5  $\mu$ V/°C, specifications close to precision operational amplifiers.

#### **7.3.2 EMIRR**

With the increase of RF transmitting devices in the world, the electromagnetic interference (EMI) between those devices and other equipment becomes a bigger challenge. The LMV831, LMV832, and LMV834 are EMI-hardened operational amplifiers which are specifically designed to overcome electromagnetic interference. Along with EMI-hardened operational amplifiers, the EMIRR parameter is introduced to unambiguously specify the EMI performance of an operational amplifier. This section presents an overview of EMIRR. A detailed description on this specification for EMI-hardened operational amplifiers can be found in AN-1698 (SNOA497).

The dimensions of an operational amplifier IC are relatively small compared to the wavelength of the disturbing RF signals. As a result the operational amplifier itself will hardly receive any disturbances. The RF signals interfering with the operational amplifier are dominantly received by the PCB and wiring connected to the operational amplifier. As a result the RF signals on the pins of the operational amplifier can be represented by voltages and currents. This representation significantly simplifies the unambiguous measurement and specification of the EMI performance of an operational amplifier.

RF signals interfere with operational amplifiers through the non-linearity of the operational amplifier circuitry. This non-linearity results in the detection of the so called out-of-band signals. The obtained effect is that the amplitude modulation of the out-of-band signal is downconverted into the base band. This base band can easily overlap with the band of the operational amplifier circuit. As an example Figure 43 depicts a typical output signal of a unity-gain connected operational amplifier in the presence of an interfering RF signal. Clearly the output voltage varies in the rhythm of the on-off keying of the RF carrier.




Figure 43. Offset Voltage Variation Due to an Interfering RF Signal

#### 7.3.3 EMIRR Definition

To identify EMI-hardened operational amplifiers, a parameter is needed that quantitatively describes the EMI performance of operational amplifiers. A quantitative measure enables the comparison and the ranking of operational amplifiers on their EMI robustness. Therefore the EMI Rejection Ratio (EMIRR) is introduced. This parameter describes the resulting input-referred offset voltage shift of an operational amplifier as a result of an applied RF carrier (interference) with a certain frequency and level. The definition of EMIRR is given by Equation 1:

$$EMIRR_{V_{RF\_PEAK}} = 20 log \left( \frac{V_{RF\_PEAK}}{\Delta V_{OS}} \right)$$

In which

• V<sub>RF PEAK</sub> is the amplitude of the applied un-modulated RF signal (V)



#### **Feature Description (continued)**

• ΔV<sub>OS</sub> is the resulting input-referred offset voltage shift (V)

(1)

The offset voltage depends quadratically on the applied RF level, and therefore, the RF level at which the EMIRR is determined should be specified. The standard level for the RF signal is 100 mV<sub>P</sub>. AN-1698 (SNOA497) addresses the conversion of an EMIRR measured for an other signal level than 100 mV<sub>P</sub>. The interpretation of the EMIRR parameter is straightforward. When two operational amplifiers have an EMIRR which differ by 20 dB, the resulting error signals when used in identical configurations, differ by 20 dB as well. So, the higher the EMIRR, the more robust the operational amplifier.

#### 7.3.3.1 Coupling an RF Signal to the IN+ Pin

Each of the operational amplifier pins can be tested separately on EMIRR. In this section, the measurements on the IN+ pin (which, based on symmetry considerations, also apply to the IN- pin) are discussed. In AN-1698 (SNOA497) the other pins of the operational amplifier are treated as well. For testing the IN+ pin the operational amplifier is connected in the unity gain configuration. Applying the RF signal is straightforward as it can be connected directly to the IN+ pin. As a result the RF signal path has a minimum of components that might affect the RF signal level at the pin. The circuit diagram is shown in Figure 44. The PCB trace from RF<sub>IN</sub> to the IN+ pin should be a 50- $\Omega$  stripline in order to match the RF impedance of the cabling and the RF generator. On the PCB a 50- $\Omega$  termination is used. This 50- $\Omega$  resistor is also used to set the bias level of the IN+ pin to ground level. For determining the EMIRR, two measurements are needed: one is measuring the DC output level when the RF signal is switched on. The difference of the two DC levels is the output voltage shift as a result of the RF signal. As the operational amplifier is in the unity-gain configuration, the input referred offset voltage shift corresponds one-to-one to the measured output voltage shift.




Figure 44. Circuit for Coupling the RF Signal to IN+

#### 7.3.3.2 Cell Phone Call

The effect of electromagnetic interference is demonstrated in a set-up where a cell phone interferes with a pressure sensor application. The application is shown in Figure 49.

This application needs two operational amplifiers and therefore a dual operational amplifier is used. The operational amplifier configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. The operational amplifiers are placed in a single-supply configuration.

The experiment is performed on two different dual operational amplifiers: a typical standard operational amplifier and the LMV832, EMI-hardened dual operational amplifier. A cell phone is placed on a fixed position a couple of centimeters from the operational amplifiers in the sensor circuit.

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback

#### **Feature Description (continued)**

When the cell phone is called, the PCB and wiring connected to the operational amplifiers receive the RF signal. Subsequently, the operational amplifiers detect the RF voltages and currents that end up at their pins. The resulting effect on the output of the second operational amplifier is shown in Figure 45.




Figure 45. Comparing EMI Robustness

The difference between the two types of dual operational amplifiers is clearly visible. The typical standard dual operational amplifier has an output shift (disturbed signal) larger than 1 V as a result of the RF signal transmitted by the cell phone. The LMV832, EMI-hardened operational amplifier does not show any significant disturbances. This means that the RF signal will not disturb the signal entering the ADC when using the LMV832.

#### 7.4 Device Functional Modes

#### 7.4.1 Output Characteristics

As already mentioned the output is rail-to-rail. When loading the output with a  $10-k\Omega$  resistor the maximum swing of the output is typically 6 mV from the positive and negative rail.

The output of the LMV83x can drive currents up to 30 mA at 3.3 V and even up to 65 mA at 5 V.

The LMV83x can be connected as noninverting unity-gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed at the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the operational amplifier might start oscillating. The LMV83x can directly drive capacitive loads up to 200 pF without any stability issues. In order to drive heavier capacitive loads, an isolation resistor,  $R_{\rm ISO}$ , should be used, as shown in Figure 46. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier, and hence, the pole caused by  $C_{\rm L}$  is no longer in the feedback loop. The larger the value of  $R_{\rm ISO}$ , the more stable the amplifier will be. If the value of  $R_{\rm ISO}$  is sufficiently large, the feedback loop will be stable, independent of the value of  $C_{\rm L}$ . However, larger values of  $R_{\rm ISO}$  result in reduced output swing and reduced output current drive.




Figure 46. Isolating Capacitive Load

A resistor value of around 150  $\Omega$  would be sufficient. As an example some values are given in Table 1, for 5 V.



#### **Device Functional Modes (continued)**

**Table 1. Resistor Values** 

C <sub>LOAD</sub>	R <sub>ISO</sub>
300 pF	165 Ω
400 pF	175 Ω
500 pF	185 Ω

### 7.4.2 CMRR Measurement

The CMRR measurement results may need some clarification. This is because different set-ups are used to measure the AC CMRR and the DC CMRR.

The DC CMRR is derived from  $\Delta V_{OS}$  versus  $\Delta V_{CM}$ . This value is stated in the tables, and is tested during production testing. The AC CMRR is measured with the test circuit shown in Figure 47.




Figure 47. AC CMRR Measurement Set-Up

The configuration is largely the usually applied balanced configuration. With potentiometer P1, the balance can be tuned to compensate for the DC offset in the DUT. The main difference is the addition of the buffer. This buffer prevents the open-loop output impedance of the DUT from affecting the balance of the feedback network. Now the closed-loop output impedance of the buffer is a part of the balance. As the closed-loop output impedance is much lower, and by careful selection of the buffer also has a larger bandwidth, the total effect is that the CMRR of the DUT can be measured much more accurately. The differences are apparent in the larger measured bandwidth of the AC CMRR.

One artifact from this test circuit is that the low frequency CMRR results appear higher than expected. This is because in the AC CMRR test circuit the potentiometer is used to compensate for the DC mismatches. So, mainly AC mismatch is all that remains. Therefore, the obtained DC CMRR from this AC CMRR test circuit tends to be higher than the actual DC CMRR based on DC measurements.

The CMRR curve in Figure 48 shows a combination of the AC CMRR and the DC CMRR.

Copyright © 2008–2015, Texas Instruments Incorporated Submit Docume






Figure 48. CMRR Curve



# **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LMV83x family of amplifiers is specified for operation from 2.7 V to 5.5 V (±1.35 V to ±2.25 V). Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

### 8.2 Typical Application




Figure 49. Pressure Sensor Application

#### 8.2.1 Design Requirements

The LMV83x can be used for pressure sensor applications. Because of their low power the LMV83x are ideal for portable applications, such as blood pressure measurement devices, or portable barometers. This example describes a universal pressure sensor that can be used as a starting point for different types of sensors and applications.

The pressure sensor used in this example functions as a Wheatstone bridge. The value of the resistors in the bridge change when pressure is applied to the sensor. This change of the resistor values will result in a differential output voltage, depending on the sensitivity of the sensor and the applied pressure.

# 8.2.2 Detailed Design Procedure

The difference between the output at full-scale pressure and the output at zero pressure is defined as the span of the pressure sensor. A typical value for the span is 100 mV. A typical value for the resistors in the bridge is 5 k $\Omega$ . Loading of the resistor bridge could result in incorrect output voltages of the sensor. Therefore the selection of the circuit configuration, which connects to the sensor, should take into account a minimum loading of the sensor.

The configuration shown in Figure 49 is simple, and is very useful for the read out of pressure sensors. With two operational amplifiers in this application, the dual LMV832 fits very well. The operational amplifier configured as a buffer and connected at the negative output of the pressure sensor prevents the loading of the bridge by resistor R2. The buffer also prevents the resistors of the sensor from affecting the gain of the following gain stage. Given the differential output voltage V<sub>S</sub> of the pressure sensor, the output signal of this operational amplifier configuration, V<sub>OUT</sub>, equals Equation 2:

Copyright © 2008-2015, Texas Instruments Incorporated

Product Folder Links: LMV831 LMV832 LMV834



#### **Typical Application (continued)**

$$V_{OUT} = \frac{V_{DD}}{2} - \frac{V_{S}}{2} \left( 1 + 2 \times \frac{R1}{R2} \right)$$
 (2)

To align the pressure range with the full range of an ADC, the power supply voltage and the span of the pressure sensor are needed. For this example a power supply of 5 V is used and the span of the sensor is 100 mV. When a 100- $\Omega$  resistor is used for R2, and a 2.4-k $\Omega$  resistor is used for R1, the maximum voltage at the output is 4.95 V and the minimum voltage is 0.05 V. This signal is covering almost the full input range of the ADC. Further processing can take place in the microprocessor following the ADC.

#### 8.2.3 Application Curve

Figure 50 shows the resulting output voltage as  $R_X$  is varied between 4.5 k $\Omega$  and 5.5 k $\Omega$ .




Figure 50. Output Voltage vs R<sub>x</sub>

Submit Documentation Feedback

Copyright © 2008-2015, Texas Instruments Incorporated



# 9 Power Supply Recommendations

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI recommends that 10-nF capacitors be placed as close as possible to the operational amplifier power supply pins. For single-supply, place a capacitor between V+ and V- supply leads. For dual supplies, place one capacitor between V+ and ground, and one capacitor between V- and ground.

#### **CAUTION**

Supply voltages larger than 6 V can permanently damage the device.

The internal RFI filters shunt the received EMI energy to the supply pins. To maximize the effectiveness of the built-in EMI filters, the power supply pin bypassing should have a low impedance, low inductance path to RF ground.

The normally suggested 0.1- $\mu F$  and larger capacitors tend to be inductive over the effective frequency range of the EMI filters and are not effective at filtering high frequencies (> 50 MHz). Capacitors with high self-resonance frequencies near the GHz range should be placed at the supply pins. This can be accomplished with small (0805 or less) 10 pF to 100 pF SMT ceramic capacitors placed directly at the supply pins to a solid RF ground. These capacitors will provide a direct AC path for the high-frequency EMI to ground. These capacitors are in addition to, and not a replacement for, the recommended low-frequency supply bypassing capacitors.



# 10 Layout

### 10.1 Layout Guidelines

- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- For single-supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup>.
- For dual supplies, place one capacitor between V<sup>+</sup> and the board ground, and a second capacitor between ground and V-.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pick-up. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information refer to Circuit Board Layout Techniques, SLOA089.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.

Even with the LMV83x inherent hardening against EMI, TI still recommends to keep the input traces short and as far as possible from RF sources. Then the RF signals entering the chip are as low as possible, and the remaining EMI can be, almost, completely eliminated in the chip by the EMI reducing features of the LMV83x.

#### 10.2 Layout Example




Figure 51. SOT-23 Noninverting Layout Example



# 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

LMV831 PSPICE Model, SNOM049

LMV832 PSPICE Model, SNOM050

LMV834 PSPICE Model, SNOM038

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

TI Filterpro Software, http://www.ti.com/tool/filterpro

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

- AN-028 Feedback Plots Define Op Amp AC Performance, SBOA015
- Circuit Board Layout Techniques, SLOA089
- Capacitive Load Drive Solution using an Isolation Resistor, TIPD128
- Handbook of Operational Amplifier Applications, SBOA092
- EMI-Hardened Operational Amplifiers for Robust Circuit Design, SNOA817
- AN-1698 A Specification for EMI Hardened Operational Amplifiers, SNOA497
- AN-1867 EMIRR Evaluation Boards for LMV831/LMV832/LMV834 (Boards are no longer available for reference only), SNOA530

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER   SAMPLE & BILLY		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMV831	Click here	Click here	Click here	Click here	Click here	
LMV832	Click here	Click here	Click here	Click here	Click here	
LMV834	Click here	Click here	Click here	Click here	Click here	

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Copyright © 2008–2015, Texas Instruments Incorporated



#### 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMV831MG/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AFA	Samples
LMV831MGE/NOPB	ACTIVE	SC70	DCK	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AFA	Samples
LMV831MGX/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AFA	Samples
LMV832MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU5A	Samples
LMV832MME/NOPB	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU5A	Samples
LMV832MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU5A	Samples
LMV834MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT	Samples
LMV834MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LMV834 MT	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2015

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV831MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV831MGE/NOPB	SC70	DCK	5	250	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV831MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV832MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV832MME/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV832MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV834MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

www.ti.com 6-Nov-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV831MG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV831MGE/NOPB	SC70	DCK	5	250	210.0	185.0	35.0
LMV831MGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV832MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV832MME/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMV832MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV834MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated