











LMZ30604 SNVS998A -JULY 2013-REVISED JUNE 2017


# LMZ30604 4A SIMPLE SWITCHER® Power Module with 2.95V-6V Input in QFN Package

## **FEATURES**

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- 9mm x 11mm x 2.8mm package
  - Pin Compatible with LMZ30602 & LMZ30606
- Efficiencies Up To 96%
- Wide-Output Voltage Adjust 0.8 V to 3.6 V, with ±1% Reference Accuracy
- Adjustable Switching Frequency (500 kHz to 2 MHz)
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Output Voltage Sequencing / Tracking
- Power Good Output
- Programmable Undervoltage Lockout (UVLO)
- **Output Overcurrent Protection**
- Over Temperature Protection
- Operating Temperature Range: -40°C to 85°C
- Enhanced Thermal Performance: 12°C/W
- Meets EN55022 Class B Emissions
  - Integrated Shielded Inductor

## 2 APPLICATIONS

- **Broadband & Communications Infrastructure**
- Automated Test and Medical Equipment
- Compact PCI / PCI Express / PXI Express
- DSP and FPGA Point of Load Applications
- High Density Distributed Power Systems




#### 3 DESCRIPTION

The LMZ30604 SIMPLE SWITCHER® power module is an easy-to-use integrated power solution that combines a 4-A DC/DC converter with power MOSFETs, a shielded inductor, and passives into a low profile, QFN package. This total power solution requires as few as 3 external components and eliminates the loop compensation and magnetics part selection process.

The 9x11x2.8 mm QFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with greater than 90% efficiency and excellent power dissipation with a thermal impedance of 12°C/W junction to ambient. The device delivers the full 4-A rated output current at 85°C ambient temperature without airflow.

The LMZ30604 offers the flexibility and the featureset of a discrete point-of-load design and is ideal for powering performance DSPs and FPGAs. Advanced packaging technology afford a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

#### SIMPLIFIED APPLICATION





#### **Table 1. ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

## 4 Specifications

# 4.1 ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> over operating temperature range (unless otherwise noted)

				VALUE MAX		
						UNIT
	VIN, PW	VRGD		-0.3	7	V
Innut Valtana	INH/UVI	LO, RT/CL	(	-0.3	3.3	V
Input Voltage	SS/TR,	STSEL, VA	DJ	-0.3	3	V
	SENSE-	+	VADJ rating must also be met	-0.3	VOUT	V
	PH			-0.6	7	V
Output Voltage	PH 10ns	PH 10ns Transient		-2	7	V
	VOUT			-0.6 VIN		V
V <sub>DIFF</sub> (GND to exposed thermal	al pad)			-0.2	0.2	V
Carrage Command	RT/CLK	RT/CLK, INH/UVLO			±100	μΑ
Source Current	PH				-0.2 0.2	Α
	PH				Current Limit	Α
Sink Current	SS/TR				±100	μA
	PWRGE	)			10	mA
Operating Junction Temperatu	re			-40	125 <sup>(2)</sup>	°C
Storage Temperature				-65	150	°C
Peak Reflow Case Temperatu	re <sup>(3)</sup>				240	°C
Maximum Number of Reflows	Allowed <sup>(3)</sup>				1	
Mechanical Shock	Mil-STD-883D, Method	2002.3, 1 n	nsec, 1/2 sine, mounted		1500	0
Mechanical Vibration	Mil-STD-883D, Method	2007.2, 20-	-2000Hz		20	G

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 4.2 THERMAL INFORMATION

	(4)	LMZ30604	
	THERMAL METRIC <sup>(1)</sup>	RKG39	UNIT
		39 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	12	
ΨЈΤ	Junction-to-top characterization parameter <sup>(3)</sup>	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(4)</sup>	9.7	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance, θ<sub>JA</sub>, applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ<sub>JA</sub>.
- (3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> \* Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> \* Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

<sup>(2)</sup> See the temperature derating curves in the Typical Characteristics section for thermal information.

<sup>3)</sup> For soldering specifications, refer to the Soldering Requirements for BQFN Packages application note.



# 4.3 ELECTRICAL CHARACTERISTICS

Over -40°C to 85°C free-air temperature, VIN = 3.3 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 4A,  $C_{IN1}$  = 47  $\mu F$  ceramic,  $C_{IN2}$  = 220  $\mu F$  poly-tantalum,  $C_{OUT1}$  = 47  $\mu F$  ceramic,  $C_{OUT2}$  = 100  $\mu F$  poly-tantalum (unless otherwise

	PARAMETER	Т	EST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 85°C, natural convec	tion		0		4	Α
VIN	Input voltage range	Over I <sub>OUT</sub> range			2.95 <sup>(1)</sup>		6	V
		VIN = increasing				3.05	3.135	
UVLO	VIN Undervoltage lockout	VIN = decreasing		2.5	2.75		V	
$V_{OUT(adj)}$	Output voltage adjust range	Over I <sub>OUT</sub> range			0.8		3.6	V
	Set-point voltage tolerance	T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 0A					±1.0% <sup>(2)</sup>	
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ +85°C, I <sub>OUT</sub>	= 0A			±0.3%		
$V_{OUT}$	Line regulation	Over VIN range, T <sub>A</sub> = 25°0	C, I <sub>OUT</sub> = 0A			±0.1%		
	Load regulation	Over I <sub>OUT</sub> range, T <sub>A</sub> = 25°	С			±0.1%		
	Total output voltage variation	Includes set-point, line, loa	ad, and temperature va	riation			±1.5% <sup>(2)</sup>	
			V <sub>OU</sub> -	= 3.3V, f <sub>SW</sub> = 1 MHz		95%		
			V <sub>OU</sub> -	= 2.5V, f <sub>SW</sub> = 1 MHz		93%		
			V <sub>OU</sub> -	= 1.8V, f <sub>SW</sub> = 1 MHz		91%		
		VIN = 5 V I <sub>O</sub> = 2 A	V <sub>OU</sub> -	= 1.5V, f <sub>SW</sub> = 1 MHz		89%		
		10 - 2 / 1	V <sub>OUT</sub>	= 1.2V, f <sub>SW</sub> =750 kHz		87%		
	⊏#isione.		V <sub>OUT</sub> :	= 1.0V, f <sub>SW</sub> = 650 kHz		85%		
η	Efficiency		$V_{OUT} = 0.8V, f_{SW} = 650 \text{ kHz}$			84%		
		VIN = 3.3V	$V_{OUT} = 1.8V$ , $f_{SW} = 1$ MHz			90%		
		I <sub>O</sub> = 2 A	$V_{OUT} = 1.5V$ , $f_{SW} = 1$ MHz			88%		
			V <sub>OUT</sub> :	= 1.2V, f <sub>SW</sub> = 750 kHz		87%		
			V <sub>OUT</sub> :	= 1.0V, f <sub>SW</sub> = 650 kHz		84%		
		$V_{OUT} = 0.8V, f_{SW} = 650 \text{ kHz}$				82%		
	Output voltage ripple	20 MHz bandwith				9		$mV_{PP}$
I <sub>LIM</sub>	Overcurrent threshold					7		Α
				Recovery time		80		μs
	Transient response	1.0 A/µs load step from 1/	A to 3A	V <sub>OUT</sub> over/undershoot		90		mV
$V_{\text{INH-H}}$	Inhihit Control	Inhibit High Voltage				1.25	Open (3)	V
V <sub>INH-L</sub>	- Inhibit Control	Inhibit Low Voltage			-0.3		1.0	V
I <sub>I(stby)</sub>	Input standby current	INH pin to AGND				70	100	μA
		V riging		Good		93%		
	PWRGD Thresholds	V <sub>OUT</sub> rising		Fault		107%		
Power Good	FWRGD Tillesilolus	V <sub>OUT</sub> falling		Fault		91%		
		V <sub>OUT</sub> railing		Good		105%		
	PWRGD Low Voltage	I(PWRGD) = 0.33  mA					0.3	V
$f_{\text{SW}}$	Switching frequency	Over VIN and I <sub>OUT</sub> ranges	, RT/CLK pin OPEN		400	500	600	kHz
f <sub>CLK</sub>	Synchronization frequency				500		2000	kHz
V <sub>CLK-H</sub>	CLK High-Level Threshold	CLK Control			2.2		3.3	V
V <sub>CLK-L</sub>	CLK Low-Level Threshold	OLI CONIIO			-0.3		0.4	V
CLK_PW	CLK Pulse Width				75 <sup>(4)</sup>			ns
	Thermal Shutdown	Thermal shutdown				175		°C
	momai onutuowii	Thermal shutdown hysteresis				15		°C

The minimum VIN depends on VOUT and the switching frequency. Please refer to Table 9 for operating limits.

The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R<sub>SET</sub> resistor.

This control pin has an internal pullup. Do not place an external pull-up resistor on this pin. If this pin is left open circuit, the device operates when input power is applied. A small low-leakage MOSFET is recommended for control. See the application section for further

The maximum synchronization clock pulse width is dependant on VIN, VOUT, and the synchronization frequency. See the Synchronization (CLK) section for more information.



#### **ELECTRICAL CHARACTERISTICS (continued)**

Over -40°C to 85°C free-air temperature, VIN = 3.3 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 4A,  $C_{IN1}$  = 47  $\mu$ F ceramic,  $C_{IN2}$  = 220  $\mu$ F poly-tantalum,  $C_{OUT1}$  = 47  $\mu$ F ceramic,  $C_{OUT2}$  = 100  $\mu$ F poly-tantalum (unless otherwise noted)

,						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	External input conscitones	Ceramic	47 <sup>(5)</sup>			
C <sub>IN</sub>	C <sub>IN</sub> External input capacitance	Non-ceramic		220(5)		μF
		Ceramic	47 (6)	150	650 <sup>(7)</sup>	
C <sub>OUT</sub> External output capacitance	Non-ceramic		100 <sup>(6)</sup>	2000(7)	μF	
		Equivalent series resistance (ESR)			25	mΩ

- (5) A minimum of 47μF of ceramic capacitance is required across the input for proper operation. Locate the capacitor close to the device. An additional 220μF of bulk capacitance is recommended. See Table 7 for more details.
- (6) The amount of required output capacitance varies depending on the output voltage (see Table 5). The amount of required capacitance must include at least 47µF of ceramic capacitance. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 5 and Table 7 for more details.
- (7) When using both ceramic and non-ceramic output capacitance, the combined maximum must not exceed 2200µF.


#### 4.4 PACKAGE SPECIFICATIONS

	LMZ30604			
Weight		0.85 grams		
Flammability	Meets UL 94 V-O			
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	32.8 MHrs		



# **5 DEVICE INFORMATION**

## **FUNCTIONAL BLOCK DIAGRAM**



Submit Documentation Feedback



# **Table 2. PIN DESCRIPTIONS**


TERMINAL		DESCRIPTION					
NAME	NO.	DESCRIPTION					
_	1	7 VDO ( (					
_	5	Zero VDC reference for the analog control circuitry. These pins should be connected directly to the PCB analog ground plane. Not all pins are connected together internally. All pins must be connected together					
AGND	29	externally with a copper plane or pour directly under the module. Connect the AGND copper area to the					
_	33	PGND copper area at a single point; directly at the pin 37 PowerPAD using multiple vias. See the recommended layout in Figure 36.					
	34	g-re-					
PowerPAD (PGND)	37	This pad provides both an electrical and thermal connection to the PCB. This pad should be connected directly to the PCB power ground plane using multiple vias for good electrical and thermal performance. The same vias should also be used to connect to the PCB analog ground plane. See the recommended layout in Figure 36.					
	2						
_	3						
DNC	15	Do not connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.					
_	16	pins are connected to internal directity. Each pin must be soldered to an isolated pad.					
_	26						
INH/UVLO	28	Inhibit and UVLO adjust pin. Use an open drain or open collector output logic to control the INH function. A resistor between this pin and AGND adjusts the UVLO voltage.					
	17						
_	18						
_	19						
_	20						
DU	21	Phase switch node. These pins should be connected by a small copper island under the device for thermal					
PH -	22	relief. Do not connect any external component to this pin or tie it to a pin of another function.					
_	23						
_	24						
	25						
	39						
PWRGD	27	Power good fault pin. Asserts low if the output voltage is out of tolerance. A pull-up resistor is required.					
RT/CLK	4	This pin automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device. In CLK mode, the device synchronizes to an external clock.					
SENSE+	36	Remote sense connection. Connect this pin to VOUT at the load for improved regulation. This pin must be connected to VOUT at the load, or at the module pins.					
SS/TR	6	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.					
STSEL	7	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor with a SS interval of approximately 1.1 ms. Leave this pin open to enable the TR feature.					
VADJ	35	Connecting a resistor between this pin and AGND sets the output voltage above the 0.8V default voltage.					
_	30	The service is and all the service and is DONE. On service and is service as a service and is serviced as a service and is serviced as a service as					
VIN	31	The positive input voltage power pins, which are referenced to PGND. Connect external input capacitance between these pins and the PGND plane, close to the device.					
	32						
_	8						
_	9						
_	10						
VOUT -	11	Output voltage. Connect output capacitors between these pins and the PGND plane, close to the device.					
	12	Output voltage. Confident output capacitors between these pins and the Foliab plane, close to the device.					
_	13						
	14						
	38						

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated




#### RKG PACKAGE 39 PINS (TOP VIEW)



# TEXAS INSTRUMENTS

# 6 TYPICAL CHARACTERISTICS (VIN = 5 V) (1) (2)




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 1, Figure 2, and Figure 3.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 4.

Submit Documentation Feedback



# 7 TYPICAL CHARACTERISTICS (VIN = 3.3 V) (1) (2)



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to Figure 6, Figure 7, and Figure 8.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to Figure 9.



#### 8 APPLICATION INFORMATION

#### 8.1 ADJUSTING THE OUTPUT VOLTAGE

The VADJ control sets the output voltage of the LMZ30604. The output voltage adjustment range is from 0.8V to 3.6V. The adjustment method requires the addition of  $R_{SET}$ , which sets the output voltage, the connection of SENSE+ to VOUT, and in some cases  $R_{RT}$  which sets the switching frequency. The  $R_{SET}$  resistor must be connected directly between the VADJ (pin 35) and AGND (pin 33 & 34). The SENSE+ pin (pin 36) must be connected to VOUT either at the load for improved regulation or at VOUT of the module. The  $R_{RT}$  resistor must be connected directly between the RT/CLK (pin 4) and AGND (pins 33 & 34).

Table 3 gives the standard external  $R_{\text{SET}}$  resistor for a number of common bus voltages, along with the recommended  $R_{\text{RT}}$  resistor for that output voltage.

Table 3. Standard R<sub>SET</sub> Resistor Values for Common Output Voltages

RESISTORS	OUTPUT VOLTAGE V <sub>OUT</sub> (V)						
	0.8	1.2	1.5	1.8	2.5	3.3	
R <sub>SET</sub> (kΩ)	open	2.87	1.65	1.15	0.673	0.459	
R <sub>RT</sub> (kΩ)	1200	715	348	348	348	348	

For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in Table 4.

$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.803}\right) - 1\right)} (k\Omega)$$
(1)

Table 4. Standard R<sub>SET</sub> Resistor Values

V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>SW</sub> (kHz)
8.0	open	1200	650	2.3	0.768	348	1000
0.9	11.8	1200	650	2.4	0.715	348	1000
1.0	5.83	1200	650	2.5	0.673	348	1000
1.1	3.83	1200	650	2.6	0.634	348	1000
1.2	2.87	715	750	2.7	0.604	348	1000
1.3	2.32	715	750	2.8	0.576	348	1000
1.4	1.91	715	750	2.9	0.549	348	1000
1.5	1.65	348	1000	3.0	0.523	348	1000
1.6	1.43	348	1000	3.1	0.499	348	1000
1.7	1.27	348	1000	3.2	0.475	348	1000
1.8	1.15	348	1000	3.3	0.459	348	1000
1.9	1.05	348	1000	3.4	0.442	348	1000
2.0	0.953	348	1000	3.5	0.422	348	1000
2.1	0.845	348	1000	3.6	0.412	348	1000
2.2	0.825	348	1000		·		



#### 8.2 CAPACITOR RECOMMENDATIONS FOR THE LMZ30604 POWER SUPPLY

#### 8.2.1 Capacitor Technologies

#### 8.2.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

#### 8.2.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

#### 8.2.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

#### 8.2.2 Input Capacitor

The LMZ30604 requires a minimum input capacitance of 47  $\mu$ F of ceramic capacitance. An additional 220  $\mu$ F polymer-tantalum capacitor is recommended for applications with transient load requirements. The combined ripple current rating of the input capacitors must be at least 2000 mArms. Table 7 includes a preferred list of capacitors by vendor. For applications where the ambient operating temperature is less than 0°C, an additional 1  $\mu$ F, X5R or X7R ceramic capacitor placed between VIN and AGND is recommended.

#### 8.2.3 Output Capacitor

The required output capacitance is determined by the output voltage of the LMZ30604. See Table 5 for the amount of required capacitance. The required output capacitance must include at least one 47  $\mu$ F ceramic capacitor. For applications where the ambient operating temperature is less than 0°C, an additional 100  $\mu$ F polymer-tantalum capacitor is recommended. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in Table 7 are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See Table 6 for typical transient response values for several output voltage, input voltage and capacitance combinations. Table 7 includes a preferred list of capacitors by vendor.

**Table 5. Required Output Capacitance** 

V <sub>OUT</sub> RA	NGE (V)	MINIMUM REQUIRED C (E)			
MIN	MAX	MINIMUM REQUIRED C <sub>OUT</sub> (μF)			
0.8	< 1.8	147 <sup>(1)</sup>			
1.8	< 3.3	100 <sup>(2)</sup>			
3.3	3.6	47 <sup>(2)</sup>			

Minimum required must include at least 1 x 47 μF ceramic capacitor plus 1 x 100 μF polymer-tantalum capacitor

<sup>(2)</sup> Minimum required must include at least 47 µF of ceramic capacitance.



# **Table 6. Output Voltage Transient Response**

C <sub>IN1</sub> = 1 x 47	C <sub>IN1</sub> = 1 x 47 μF CERAMIC, C <sub>IN2</sub> = 220 μF POLYMER-TANTALUM, LOAD STEP = 2 A, 1 A/μs										
V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	C <sub>OUT1</sub> Ceramic	C <sub>OUT2</sub> BULK	VOLTAGE DEVIATION (mV)	PEAK-PEAK (mV)	RECOVERY TIME (µs)					
	3.3	47 μF	100 µF	50	95	60					
0.0	3.3	47 μF	330 µF	45	85	70					
0.8		47 μF	100 μF	45	85	50					
	5	47 μF	330 µF	40	75	65					
	2.2	47 μF	100 μF	70	130	80					
4.0	3.3	47 µF	330 µF	55	100	80					
1.2	5	47 μF	100 µF	60	110	65					
	5	47 μF	330 µF	50	90	80					
	0.0	47 μF	100 µF	95	185	90					
4.0	3.3	47 μF	330 µF	75	140	110					
1.8		47 μF	100 μF	80	160	70					
	5	47 μF	330 µF	65	125	90					
0.5	_	47 μF	100 µF	100	200	80					
2.5	5	2x 47 μF	-	140	270	90					
0.0		47 μF	100 µF	130	255	100					
3.3	5	47 μF	-	200	400	120					

# Table 7. Recommended Input/Output Capacitors (1)

			CAP	ACITOR CHARACTERI	STICS
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE (μF)	ESR <sup>(2)</sup> (mΩ)
Murata	X5R	GRM32ER61C476K	16	47	2
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER60J476M	6.3	47	2
Sanyo	POSCAP	10TPE220ML	10	220	25
Kemet	T520	T520V107M010ASE025	10	100	25
Sanyo	POSCAP	6TPE100MPB	6.3	100	25
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7
Kemet	T530	T530D227M006ATE006	6.3	220	6
Kemet	T530	T530D337M006ATE010	6.3	330	10
Sanyo	POSCAP	2TPF330M6	2.0	330	6
Sanyo	POSCAP	6TPE330MFL	6.3	330	15

#### (1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table.


#### RoHS, Lead-free and Material Details

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements.

(2) Maximum ESR @ 100kHz, 25°C.




## 8.3 Transient Response



# TEXAS INSTRUMENTS

#### **Transient Response (continued)**



Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



## 8.4 Application Schematics




Figure 19. Typical Schematic VIN = 2.95 V to 6.0 V, VOUT = 1.2 V




Figure 20. Typical Schematic VIN = 4.4 V to 6.0 V, VOUT = 3.3 V

#### 8.5 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 93% and 105% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k $\Omega$  and 100 k $\Omega$  to a voltage source that is 6 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.2 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 2.95V. Figure 21 shows the PWRGD waveform during power-up. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 107% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, or if the INH pin is pulled low.

### 8.6 Power-Up Characteristics

When configured as shown in the front page schematic, the LMZ30604 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 21 shows the start-up waveforms for a LMZ30604, operating from a 5-V input and with the output voltage adjusted to 1.8 V. The waveform is measured with a 2-A constant current load.




Figure 21. Start-Up Waveforms

## 8.7 Remote Sense

The SENSE+ pin must be connected to V<sub>OUT</sub> at the load, or at the device pins.

Connecting the SENSE+ pin to V<sub>OUT</sub> at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

#### NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Product Folder Links: LMZ30604

Copyright © 2013-2017, Texas Instruments Incorporated



#### 8.8 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin. Do not place an external pull-up resistor on this pin. Figure 22 shows the typical application of the inhibit function.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, as shown in Figure 23. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 24. The waveforms were measured with a 2-A constant current load.





Figure 22. Typical Inhibit Control





#### 8.9 Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.1 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Table 8 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.





Figure 25. Slow-Start Capacitor (C<sub>SS</sub>) and STSEL Connection

**Table 8. Slow-Start Capacitor Values and Slow-Start Time** 

C <sub>SS</sub> (pF)	open	2200	4700	10000	15000	22000	25000
SS Time (msec)	1.1	1.9	2.8	4.6	6.4	8.8	9.8

#### 8.10 Overcurrent Protection

For protection against load faults, the LMZ30604 uses current limiting. The device is protected from overcurrent conditions by cycle-by-cycle current limiting and frequency foldback. During an overcurrent condition the output current is limited and the output voltage is reduced, as shown in Figure 26. When the overcurrent condition is removed, the output voltage returns to the established voltage, as shown in Figure 27.





#### 8.11 Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 500 kHz and 2 MHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a minimum pulse width of 75 ns. The maximum clock pulse width must be calculated using Equation 2. The clock signal amplitude must transition lower than 0.4 V and higher than 2.2 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 28.

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor ( $R_{RT}$ ). When the external clock is present, the CLK mode overrides the RT mode. The device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. The device will lock to the external clock frequency approximately 15  $\mu$ s after a valid clock signal is present. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to a lower frequency before returning to the switching frequency set by the RT resistor.

$$CLK_PW_{MAX} = \frac{0.75 \times \left(1 - \frac{V_{OUT}}{V_{IN(min)}}\right)}{f_{SW}}$$
(2)




Figure 28. CLK/RT Configuration

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 9 shows the allowable frequencies for a given range of output voltages based on a resistive load. 5V input applications requiring 3.5A or less can synchronize to a wider frequency range. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three LMZ30604 devices with output voltages of 1.2V@3.7A, 1.8@2.5AV and 3.3V@ 2.1A, all powered from VIN = 5V. Table 9 shows that all three output voltages can be synchronized to any frequency between 750 kHz to 1 MHz. For best efficiency, choose 750 kHz as the sychronization frequency.

Table 9. Synchronization Frequency vs Output Voltage

			VIN	VIN = 3.3 V				
SYNCHRONIZATION	R <sub>RT</sub>	I <sub>OUT</sub> ≤	3.5 A	I <sub>OUT</sub> :	> 3.5 A	All I <sub>OUT</sub> V <sub>OUT</sub> RANGE (V)		
FREQUENCY (kHz)	(kΩ)	V <sub>OUT</sub> RA	NGE (V)	V <sub>OUT</sub> R	ANGE (V)			
		MIN	MAX	MIN	MAX	MIN	MAX	
500	open	0.8	1.4	0.8	1.0	0.8	2.2	
550	3400	8.0	1.6	0.8	1.1	0.8	2.4	
600	1800	0.8	1.8	0.8	1.2	0.8	2.5	
650	1200	0.8	2.1	0.8	1.4	0.8	2.5	
700	887	0.8	2.6	0.8	1.6	0.8	2.5	
750	715	0.9	3.6	0.9	1.8	0.8	2.5	
800	590	0.9	3.6	0.9	2.1	0.8	2.5	
900	511	1.0	3.6	1.0	3.6	0.8	2.5	
1000	348	1.2	3.6	1.2	3.6	0.8	2.4	
1250	232	1.4	3.6	1.4	3.6	1.0	2.4	
1500	174	1.7	3.6	1.7	3.6	1.1	2.3	
1750	137	2.0	3.6	2.0	3.6	1.3	2.2	




# Table 9. Synchronization Frequency vs Output Voltage (continued)

			VIN :	VIN = 3.3 V				
SYNCHRONIZATION	R <sub>RT</sub>	I <sub>OUT</sub> ≤	3.5 A	I <sub>OUT</sub> >	3.5 A	All I <sub>OUT</sub>		
FREQUENCY (kHz)	$(k\Omega)$	V <sub>OUT</sub> RA	NGE (V)	V <sub>OUT</sub> RA	NGE (V)	V <sub>OUT</sub> RANGE (V)		
		MIN	MAX	MIN	MAX	MIN	MAX	
2000	113	2.3	3.4	2.3	3.3	1.5	2.2	



## 8.12 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 29 using two LMZ30604 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Do not place a pull-up resistor on PWRGD in this configuration. Figure 30 shows sequential turn-on waveforms of two LMZ30604 devices.




Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 31 to the output of the power supply that needs to be tracked or to another voltage reference source. Figure 32 shows simultaneous turn-on waveforms of two LMZ30604 devices. Use Equation 3 and Equation 4 to calculate the values of R1 and R2.

$$R1 = \frac{(V_{OUT2} \times 12.6)}{0.803} (k\Omega)$$

$$R2 = \frac{0.803 \times R1}{(V_{OUT2} - 0.803)} (k\Omega)$$
(4)







# 8.13 Programmable Undervoltage Lockout (UVLO)

The LMZ30604 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 3.135 V (max) with a typical hysteresis of 300 mV.

If an application requires a higher UVLO threshold on the VIN pin, the UVLO pin can be configured as shown in Figure 33. Table 10 lists standard values for  $R_{UVLO}$  to adjust the VIN UVLO voltage up.




Table 10. Standard Resistor values for Adjusting VIN UVLO


VIN UVLO (V) (typ)	3.25	3.5	3.75	4.0	4.25	4.5	4.75
$R_{UVLO}\left(k\Omega\right)$	294	133	86.6	63.4	49.9	42.2	35.7
Hysteresis (mV)	325	335	345	355	365	375	385

#### 8.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 160°C typically.

#### 8.15 EMI

The LMZ30604 is compliant with EN55022 Class B radiated emissions. Figure 34 and Figure 35 show typical examples of radiated emissions plots for the LMZ30604 operating from 5V and 3.3V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.






#### 8.16 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 36, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- · Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the LMZ30604.
- Connect the AGND and PGND copper area at one point; directly at the pin 37 PowerPad using multiple vias.
- Place R<sub>SET</sub>, R<sub>RT</sub>, and C<sub>SS</sub> as close as possible to their respective pins.
- · Use multiple vias to connect the power planes to internal layers.



Vita to O Polito O Copper O PGND Plane

SENSE+
Via

Figure 37. Typical PGND-Layer Recommended Layout

Submit Documentation Feedback



# 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Original (July 2013) to Revision A	Page
•	Added peak reflow and maximum number of reflows information	2
•	Changed the voltage range values in Table 9	19



# PACKAGE OPTION ADDENDUM

7-Jun-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMZ30604RKGR	ACTIVE	B1QFN	RKG	39	500	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	(54418 ~ LMZ30604)	Samples
LMZ30604RKGT	ACTIVE	B1QFN	RKG	39	250	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	(54418 ~ LMZ30604)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

7-Jun-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - 1 The package thermal pad must be soldered to the board for thermal and mechanical performance.
    - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - $\sqrt{F}$ .\ The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.