

Sample &

Buy



SLLS408H-JANUARY 2000-REVISED OCTOBER 2016

Support &

Community

20

## MAX3222 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiver With ±15-kV ESD Protection

Technical

Documents

### 1 Features

- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operates Up to 250 kbps
- Two Drivers and Two Receivers
- Low Standby Current: 1 µA Typical
- External Capacitors: 4 × 0.1 µF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbps)
  - SNx5C3222

### 2 Applications

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-held Equipment

### 3 Description

Tools &

Software


The MAX3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

The MAX3222 can be placed in the power-down mode by setting PWRDOWN low, which draws only 1  $\mu$ A from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Receiver outputs also can be placed in the high-impedance state by setting EN high.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)					
MAX3222CDW, MAX322IDW	SOIC (20)	12.80 mm × 7.50 mm					
MAX3222CDB, MAX322IDB	SSOP (20)	7.20 mm × 5.30 mm					
MAX3222CPW, MAX322IPW	TSSOP (20)	6.50 mm × 4.40 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics: Device 5
	6.6	Electrical Characteristics: Driver 5
	6.7	Electrical Characteristics: Receiver 6
	6.8	Switching Characteristics: Driver
	6.9	Switching Characteristics: Receiver
	6.10	Typical Characteristics 7
7		ameter Measurement Information
8	Deta	ailed Description 10

	8.1	Overview	10
	8.2	Functional Block Diagram	10
	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	App	lication and Implementation	12
	9.1	Application Information	12
	9.2	Typical Application	12
10	Pow	ver Supply Recommendations	13
11	Lay	out	13
	11.1	Layout Guidelines	13
	11.2	Layout Example	14
12	Dev	ice and Documentation Support	15
	12.1	Receiving Notification of Documentation Updates	15
	12.2	Community Resources	15
	12.3	Trademarks	15
	12.4	Electrostatic Discharge Caution	15
	12.5	Glossary	15
13	Mec	hanical, Packaging, and Orderable	
		mation	15

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision G (March 2004) to Revision H	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Deleted ODERING INFORMATION table; see POA at the end of the datasheet.	3
•	Changed R <sub>0JA</sub> for DB, DW and PW package from: 70 °C/W to 84.4°C/W (DB), 58 °C/W to 70.2 °C/W (DW) and 83 °C/W to 94.3 °C/W (PW) in the <i>Thermal Information</i> table.	5

www.ti.com



## 5 Pin Configuration and Functions

	n SÓIC,		Package DP, TSSOP w
EN		20	PWRDOWN
C1+[	2	19	Vcc
V+[	3	18	GND
C1-[	4	17	DOUT1
C2+[	5	16	] RIN1
C2-[	6	15	ROUT1
V-[	7	14	] NC
DOUT2[	8	13	
RIN2	9	12	DIN2
ROUT2[	10	11	] NC

NC – No internal connection

#### **Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
C1+	2	—	Charge pump capacitor pin
C1-	4	_	Charge pump capacitor pin
C2+	5	—	Charge pump capacitor pin
C2-	6	—	Charge pump capacitor pin
DIN1	13	I	Driver logic input
DIN2	12	I	Driver logic input
DOUT1	17	0	RS-232 driver output
DOUT2	8	0	RS-232 driver output
EN	1	I	Receiver enable, active low
GND	18	—	Ground
NC	11,14	—	No internal connection
PWRDOWN	20	I	Driver disable, active low
RIN1	16	I	RS-232 receiver input
RIN2	9	I	RS-232 receiver input
ROUT1	15	0	Receiver logic output
ROUT2	10	0	Receiver logic output
V <sub>CC</sub>	19	—	Power Supply
V+	3	_	Charge pump capacitor pin
V-	7	—	Charge pump capacitor pin

#### **Specifications** 6

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>		-0.3	6	V
Positive output supply voltage,	V+ <sup>(2)</sup>	-0.3	7	V
Negative output supply voltage,	V- <sup>(2)</sup>	0.3	-7	V
Supply voltage difference, V+ -	V–		13	V
	Drivers, EN, PWRDOWN	-0.3	6	M
Input voltage, V <sub>I</sub>	Receiver	-25	25	V
	Drivers	-13.2	13.2	V
Output voltage, V <sub>O</sub>	Receivers	-0.3	V <sub>CC</sub> + 0.3	V
Operating virtual junction tempe	erature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

#### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 RIN, DOUT, and GND pins <sup>(1)</sup>	Pins 8, 9, 16, 17 and 18	±15000	
V <sub>(ESD)</sub>	Electrostatic discharge		All other pins	±3000	V
	alconargo	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	All pins	±1500	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

				MIN	NOM	MAX	UNIT
	Cumply voltogo	$V_{CC} = 3.3 V$		3	3.3	3.6	V
	Supply voltage	$V_{CC} = 5 V$		4.5	5	5.5	v
VIH	Driver and control high-level	DIR, EN, PWRDOWN	$V_{CC} = 3.3 V$	2			V
	input voltage	DIR, EN, PWRDOWN	$V_{CC} = 5 V$	2.4			v
VIL	Driver and control low-level input voltage	DIR, EN, PWRDOWN				0.8	V
VI	Driver and control input voltage	DIR, EN, PWRDOWN		0		5.5	V
VI	Receiver input voltage			-25		25	V
TA Operating free-air temperature	MAX3222C		0		70	۰C	
IA	Operating free-air temperature	MAX3222I		-40		85	Ĵ

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)(2)(3)</sup>	DB (SSOP)	DW (SOIC)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	84.4	70.2	94.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	44.1	36.2	29.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40	37.9	45.1	°C/W
ΨJT	Junction-to-top characterization parameter	11	11.1	1.4	°C/W
ΨJB	Junction-to-board characterization parameter	39.5	37.5	44.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7. (2)

(3)

### 6.5 Electrical Characteristics: Device

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
II	Input leakage current (EN, PWRDOWN)			±0.01	±1	μΑ
	Supply current	No load, PWRDOWN at V <sub>CC</sub>		0.3	1	mA
ICC	Supply current (powered off)	No load, PWRDOWN at GND		1	10	μA

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)

#### 6.6 Electrical Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at R <sub>L</sub> = 3 k $\Omega$ to GND, DIN = V <sub>CC</sub>	-5	-5.4		V
I <sub>IH</sub>	High-level input current	$V_1 = V_{CC}$		±0.01	±1	μA
IIL	Low-level input current	V <sub>I</sub> at GND		±0.01	±1	μA
	Short-circuit output current	$V_{CC} = 3.6 V, V_{O} = 0 V$		±35	±60	mA
I <sub>OS</sub>	Short-circuit output current	$V_{CC} = 5.5 V, V_{O} = 0 V$		±30	±00	ША
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_{O}$ = ±2 V	300	10M		Ω
		$\overline{\text{PWRDOWN}} = \text{GND}, V_{\text{O}} = \pm 12 \text{ V}, \\ V_{\text{CC}} = 3 \text{ V to } 3.6 \text{ V}$			±25	
l <sub>off</sub>	Output leakage current	$\overline{\text{PWRDOWN}} = \text{GND}, V_{\text{O}} = \pm 10 \text{ V}, \\ V_{\text{CC}} = 4.5 \text{ V to 5.5 V}$			±25	μA

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)

RUMENTS

www.ti.com

#### 6.7 Electrical Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT	
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V <sub>CC</sub> – 0.6	V <sub>CC</sub> – 0.1		V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V	
V	Positive-going input threshold	V <sub>CC</sub> = 3.3 V		1.5	2.4	V	
V <sub>IT+</sub> voltage	voltage	$V_{CC} = 5 V$		1.8	2.4	v	
V	Negative-going input threshold	V <sub>CC</sub> = 3.3 V	0.6	1.2		V	
V <sub>IT</sub>	voltage	$V_{CC} = 5 V$	0.8	1.5		v	
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> )			0.3		V	
l <sub>off</sub>	Output leakage current	$\overline{EN} = V_{CC}$		±0.05	±10	μA	
r <sub>i</sub>	Input resistance	$V_1 = \pm 3 \vee \text{to} \pm 25 \vee$	3	5	7	kΩ	

Test conditions are C1–C4 = 0.1  $\mu F$  at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu F$ , C2–C4 = 0.33  $\mu F$  at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)

#### 6.8 Switching Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	MIN	TYP <sup>(2)</sup>	MAX	UNIT		
	Maximum data rate	$C_L$ = 1000 pF, $R_L$ = 3 k $\Omega$ , One Figure 3	DOUT switching, see	150	250		kbps
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L$ = 150 pF to 2500 pF, $R_L$ = Figure 4	3 k $\Omega$ to 7 k $\Omega$ , see		300		ns
	Slew rate, transition region	$R_{L} = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, V_{CC} = 3.3$	C <sub>L</sub> = 150 pF to 1000 pF	6		30	Marc
SR(tr) (s	(see Figure 3)	V	$C_L$ = 150 pF to 2500 pF	4		30	V/µs

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as |tPLH – tPHL| of each channel of the same device. (1)

(2)

(3)

### 6.9 Switching Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	ΜΙΝ ΤΥ	(P <sup>(2)</sup> MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high- level output	$C_L = 150 \text{ pF}$ , see Figure 5		300	ns
t <sub>PHL</sub>	Propagation delay time, high- to low- level output	C <sub>L</sub> = 150 pF, see Figure 5		300	ns
t <sub>en</sub>	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , see Figure 6		200	ns
t <sub>dis</sub>	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega$ , see Figure 6		200	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 5		300	ns

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as |tPLH – tPHL| of each channel of the same device. (1)


(2)

(3)




### 6.10 Typical Characteristics

```
T_A = 25^{\circ} \text{ C}; V_{CC} = 3.3 \text{V}
```






### 7 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

Figure 3. Driver Slew Rate



NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 4. Driver Pulse Skew




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 5. Receiver Propagation Delay Times





#### Parameter Measurement Information (continued)

- NOTES: A. CL includes probe and jig capacitance.
  - B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 6. Receiver Enable and Disable Times



### 8 Detailed Description

#### 8.1 Overview

The MAX3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

The MAX3222 can be placed in the power-down mode by setting  $\overline{PWRDOWN}$  low, which draws only 1  $\mu A$  from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to V<sub>CC</sub>, and V- is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN high.

#### 8.2 Functional Block Diagram




Figure 7. Logic Diagram (Positive Logic)



#### 8.3 Feature Description

#### 8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors.

#### 8.3.2 RS232 Driver

<u>Two drivers</u> interface standard logic level to RS232 levels. <u>PWRDOWN</u> input low turns driver off and PWRDOWN input high turns driver on. Both DIN inputs and PWRDOWN input must be valid high or low. Do not float logic input pins.

#### 8.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT. Each RIN input includes an internal standard RS232 load. EN input low turns on both ROUT pins. EN input high puts both ROUT pins into high impedance state, output off. EN input must be valid high or low. Do not float logic input pins.

#### 8.4 Device Functional Modes

Driver and receiver outputs are controlled by the functional truth tables.

#### Table 1. Functional Table - Each Driver<sup>(1)</sup>

INPU	JTS	OUTPUT DOUT				
DIN	PWRDOWN					
Х	L	Z				
L	Н	Н				
Н	Н	L				

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

#### Table 2. Functional Table - Each Receiver<sup>(1)</sup>

INPU	JTS					
RIN	EN	OUTPUT ROUT				
L	L	Н				
Н	L	L				
Х	Н	Z				
Open	L	Н				

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

TEXAS INSTRUMENTS

www.ti.com

#### **9** Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The MAX3222 interfaces a universal asynchronous receiver / transmitter (UART) to RS-232 port voltage levels. External capacitors are used to generate RS-232 compliant voltages. For proper operation, add capacitors as shown in Figure 8.

#### 9.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. RIN and DOUT lines connect to a RS232 connector or cable.



C3 can be connected to  $V_{\mbox{\scriptsize CC}}$  or GND.

Resistor values shown are nominal.

NC - No internal connection

Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

### Figure 8. Recommended Application Schematic

### 9.2.1 Design Requirements

- Recommended  $V_{CC}$  is 3.3 V or 5 V. 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 250 kbit/s.

Table 3.	V <sub>cc</sub> vs	Capacitor	Values
----------	--------------------	-----------	--------


C1	C2, C3, and C4
0.1 µF	0.1 µF
0.047 μF	0.33 µF
0.1 µF	0.47 µF
	0.1 μF 0.047 μF



#### 9.2.2 Detailed Design Procedure

- All DIN, PWRDOWN and EN inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.

#### 9.2.3 Application Curves



### **10 Power Supply Recommendations**

V<sub>CC</sub> should be between 3 V and 5.5 V. Charge pump capacitors should be chosen using table in Table 3.

### 11 Layout

#### **11.1 Layout Guidelines**

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from MAX3222 ground pin and circuit board's ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin



#### 11.2 Layout Example




Figure 11. MAX3222 Layout



### **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



18-Mar-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3222CDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	(4/3) MA3222C	Samples
MAX3222CDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CDWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CPWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222IDB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDBG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222I	Samples



18-Mar-2016

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3222IDWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX32221	Samples
MAX3222IDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX32221	Samples
MAX3222IPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IPWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IPWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

18-Mar-2016

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	-					-				-		
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3222CDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MAX3222IDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

18-Mar-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3222CDBR	SSOP	DB	20	2000	367.0	367.0	38.0
MAX3222CDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222CPWR	TSSOP	PW	20	2000	367.0	367.0	38.0
MAX3222IDBR	SSOP	DB	20	2000	367.0	367.0	38.0
MAX3222IDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222IPWR	TSSOP	PW	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



## **DW0020A**



## **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated