FEATURES

- **Dual-Supply Operation . . . ±5 V to ±18 V**
- **Low Noise Voltage . . . 4.5 nV/$\sqrt{Hz}$**
- **Low Input Offset Voltage . . . 0.15 mV**
- **Low Total Harmonic Distortion . . . 0.002%**
- **High Slew Rate . . . 7 V/μs**
- **High-Gain Bandwidth Product . . . 16 MHz**
- **High Open-Loop AC Gain . . . 800 at 20 kHz**
- **Large Output-Voltage Swing . . . 14.1 V to −14.6 V**
- **Excellent Gain and Phase Margins**

D (SOIC), DGK (MSOP), OR P (PDIP) PACKAGE
(TOP VIEW)

OUT1	1	8	V_{CC+}
IN1−	2	7	OUT2
IN1+	3	6	IN2−
V_{CC-}	4	5	IN2+

DESCRIPTION/ORDERING INFORMATION

The MC33078 is a bipolar dual operational amplifier with high-performance specifications for use in quality audio and data-signal applications. This device operates over a wide range of single- and dual-supply voltages and offers low noise, high-gain bandwidth, and high slew rate. Additional features include low total harmonic distortion, excellent phase and gain margins, large output voltage swing with no deadband crossover distortion, and symmetrical sink/source performance.

ORDERING INFORMATION

T_A	PACKAGE[1]		ORDERABLE PART NUMBER	TOP-SIDE MARKING[2]
−40°C to 85°C	PDIP − P	Tube of 50	MC33078P	MC33078P
	SOIC − D	Tube of 75	MC33078D	M33078
		Reel of 2500	MC33078DR	
	VSSOP/MSOP − DGK	Reel of 2500	MC33078DGKR	MY_
		Reel of 250	MC33078DGKT	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
(2) DGK: The actual top-side marking has one additional character that designates the assembly/test site.

SYMBOL (EACH AMPLIFIER)

IN+ ─────── +
IN− ─────── −
OUT

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MC33078
DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER
SLLS633C−OCTOBER 2004−REVISED NOVEMBER 2006

TEXAS
INSTRUMENTS
www.ti.com

Absolute Maximum Ratings[1]

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC+}	Supply voltage[2]			18	V
V_{CC-}	Supply voltage[2]			−18	V
$V_{CC+} - V_{CC-}$	Supply voltage			36	V
	Input voltage, either input[2][3]			V_{CC+} or V_{CC-}	V
	Input current[4]			±10	mA
	Duration of output short circuit[5]			Unlimited	
θ_{JA}	Package thermal impedance, junction to free air[6][7]	D package		97	°C/W
		DGK package		172	
		P package		85	
T_J	Operating virtual junction temperature			150	°C
T_{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.
(3) The magnitude of the input voltage must never exceed the magnitude of the supply voltage.
(4) Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless some limiting resistance is used.
(5) The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.
(6) Maximum power dissipation is a function of $T_J(max)$, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
(7) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC-}	Supply voltage	−5	−18	V
V_{CC+}		5	18	
T_A	Operating free-air temperature range	−40	85	°C

Electrical Characteristics

V_{CC-} = −15 V, V_{CC+} = 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	V_O = 0, R_S = 10 Ω, V_{CM} = 0		T_A = 25°C		0.15	2	mV
				T_A = −40°C to 85°C			3	
αV_{IO}	Input offset voltage temperature coefficient	V_O = 0, R_S = 10 Ω, V_{CM} = 0		T_A = −40°C to 85°C		2		µV/°C
I_{IB}	Input bias current	V_O = 0, V_{CM} = 0		T_A = 25°C		300	750	nA
				T_A = −40°C to 85°C			800	
I_{IO}	Input offset current	V_O = 0, V_{CM} = 0		T_A = 25°C		25	150	nA
				T_A = −40°C to 85°C			175	
V_{ICR}	Common-mode input voltage range	ΔV_{IO} = 5 mV, V_O = 0			±13	±14		V
A_{VD}	Large-signal differential voltage amplification	$R_L \geq 2$ kΩ, V_O = ±10 V		T_A = 25°C	90	110		dB
				T_A = −40°C to 85°C	85			
V_{OM}	Maximum output voltage swing	V_{ID} = ±1 V	R_L = 600 Ω	V_{OM+}		10.7		V
				V_{OM-}		−11.9		
			R_L = 2k Ω	V_{OM+}	13.2	13.8		
				V_{OM-}	−13.2	−13.7		
			R_L = 10k Ω	V_{OM+}	13.5	14.1		
				V_{OM-}	−14	−14.6		
CMMR	Common-mode rejection ratio	V_{IN} = ±13 V			80	100		dB
k_{SVR}[1]	Supply-voltage rejection ratio	V_{CC+} = 5 V to 15 V, V_{CC-} = −5 V to −15 V			80	105		dB
I_{OS}	Output short-circuit current	$|V_{ID}|$ = 1 V, Output to GND		Source current	15	29		mA
				Sink current	−20	−37		
I_{CC}	Supply current (per channel)	V_O = 0		T_A = 25°C		2.05	2.5	mA
				T_A = −40°C to 85°C			2.75	

(1) Measured with $V_{CC\pm}$ differentially varied at the same time

Operating Characteristics

V_{CC-} = −15 V, V_{CC+} = 15 V, T_A = 25°C (unless otherwise noted)

| PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	A_{VD} = 1, V_{IN} = −10 V to 10 V, R_L = 2 kΩ, C_L = 100 pF		5	7		V/µs
GBW	Gain bandwidth product	f = 100 kHz		10	16		MHz
B_1	Unity gain frequency	Open loop			9		MHz
G_m	Gain margin	R_L = 2 kΩ	C_L = 0 pF		−11		dB
			C_L = 100 pF		−6		
Φ_m	Phase margin	R_L = 2 kΩ	C_L = 0 pF		55		deg
			C_L = 100 pF		40		
	Amp-to-amp isolation	f = 20 Hz to 20 kHz			−120		dB
	Power bandwidth	V_O = 27 $V_{(PP)}$, R_L = 2 kΩ, THD ≤ 1%			120		kHz
THD	Total harmonic distortion	V_O = 3 V_{rms}, A_{VD} = 1, R_L = 2 kΩ, f = 20 Hz to 20 kHz			0.002		%
z_o	Open-loop output impedance	V_O = 0, f = 9 MHz			37		Ω
r_{id}	Differential input resistance	V_{CM} = 0			175		kΩ
C_{id}	Differential input capacitance	V_{CM} = 0			12		pF
V_n	Equivalent input noise voltage	f = 1 kHz, R_S = 100 Ω			4.5		nV/√Hz
I_n	Equivalent input noise current	f = 1 kHz			0.5		pA/√Hz

NOTE: All capacitors are non-polarized.

**Figure 1. Voltage Noise Test Circuit (0.1 Hz to 10 Hz)**

TYPICAL CHARACTERISTICS

INPUT BIAS CURRENT
vs
COMMON-MODE VOLTAGE

INPUT BIAS CURRENT
vs
SUPPLY VOLTAGE

INPUT BIAS CURRENT
vs
TEMPERATURE

INPUT OFFSET VOLTAGE
vs
TEMPERATURE

MC33078
DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER
SLLS633C−OCTOBER 2004−REVISED NOVEMBER 2006

TEXAS
INSTRUMENTS
www.ti.com

## TYPICAL CHARACTERISTICS (continued)

**INPUT COMMON-MODE VOLTAGE
LOW PROXIMITY TO V$_{CC-}$
vs
TEMPERATURE**

**INPUT COMMON-MODE VOLTAGE
HIGH PROXIMITY TO V$_{CC+}$
vs
TEMPERATURE**

**OUTPUT SATURATION VOLTAGE PROXIMITY TO V$_{CC+}$
vs
LOAD RESISTANCE**

**OUTPUT SATURATION VOLTAGE PROXIMITY TO V$_{CC-}$
vs
LOAD RESISTANCE**

TYPICAL CHARACTERISTICS (continued)

OUTPUT SHORT-CIRCUIT CURRENT
vs
TEMPERATURE

SUPPLY CURRENT
vs
TEMPERATURE

CMRR
vs
FREQUENCY

PSSR
vs
FREQUENCY

MC33078
DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER
SLLS633C−OCTOBER 2004−REVISED NOVEMBER 2006

TEXAS
INSTRUMENTS
www.ti.com

TYPICAL CHARACTERISTICS (continued)

GAIN BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE

GAIN BANDWIDTH PRODUCT
vs
TEMPERATURE

OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE

OUTPUT VOLTAGE
vs
FREQUENCY

TYPICAL CHARACTERISTICS (continued)

OPEN-LOOP GAIN
vs
SUPPLY VOLTAGE

$R_L = 2 \text{ k}\Omega$
f < 10 Hz
$\Delta V_O = 2/3(V_{CC+} − V_{CC−})$
$T_A = 25°C$

OPEN-LOOP GAIN
vs
TEMPERATURE

$R_L = 2 \text{ k}\Omega$
f < 10 Hz
$\Delta V_O = 2/3(V_{CC+} − V_{CC−})$
$T_A = 25°C$

OUTPUT IMPEDANCE
vs
FREQUENCY

$V_{CC+} = 15 \text{ V}$
$V_{CC−} = −15 \text{ V}$
$V_O = 1 \text{ V}_{rms}$
$T_A = 25°C$

$A_V = 1000$
$A_V = 100$
$A_V = 10$
$A_V = 1$

CROSSTALK REJECTION
vs
FREQUENCY

Drive Channel
$V_{CC+} = 15 \text{ V}$
$V_{CC−} = −15 \text{ V}$
$R_L = 2 \text{ k}\Omega$
$V_O = 20 \text{ V}_{PP}$
$T_A = 25°C$

TYPICAL CHARACTERISTICS (continued)

**TOTAL HARMONIC DISTORTION
vs
FREQUENCY**

**TOTAL HARMONIC DISTORTION
vs
OUTPUT VOLTAGE**

**SLEW RATE
vs
SUPPLY VOLTAGE**

**SLEW RATE
vs
TEMPERATURE**

TYPICAL CHARACTERISTICS (continued)

GAIN AND PHASE
vs
FREQUENCY

V_{CC+} = 15 V
V_{CC-} = −15 V
R_L = 2 kΩ
T_A = 25°C

GAIN AND PHASE MARGIN
vs
OUTPUT LOAD CAPACITANCE

V_{CC+} = 15 V
V_{CC-} = −15 V
V_O = 0 V

OVERSHOOT
vs
OUTPUT LOAD CAPACITANCE

V_{CC+} = 15 V
V_{CC-} = −15 V
V_{IN} = 100 mV$_{PP}$

INPUT VOLTAGE AND CURRENT NOISE
vs
FREQUENCY

V_{CC+} = 15 V
V_{CC-} = −15 V
T_A = 25°C

MC33078
DUAL HIGH-SPEED LOW-NOISE OPERATIONAL AMPLIFIER
SLLS633C−OCTOBER 2004−REVISED NOVEMBER 2006

TEXAS
INSTRUMENTS
www.ti.com

TYPICAL CHARACTERISTICS (continued)

INPUT REFERRED NOISE VOLTAGE
vs
SOURCE RESISTANCE

GAIN AND PHASE MARGIN
vs
DIFFERENTIAL SOURCE RESISTANCE

LARGE SIGNAL TRANSIENT RESPONSE
(A_V = 1)

LARGE SIGNAL TRANSIENT RESPONSE
(A_V = −1)

TYPICAL CHARACTERISTICS (continued)

SMALL SIGNAL TRANSIENT RESPONSE

$V_{CC+} = 15$ V
$V_{CC-} = -15$ V
$A_V = 1$
$R_L = 2$ kΩ
$C_L = 100$ pF
$T_A = 25°C$

LOW_FREQUENCY NOISE

T3
$V_{CC+} = 15$ V
$V_{CC-} = -15$ V
BW = 0.1 Hz to 10 Hz
$T_A = 25°C$

TEXAS
INSTRUMENTS
www.ti.com

APPLICATION INFORMATION

Output Characteristics

All operating characteristics are specified with 100-pF load capacitance. The MC33078 can drive higher capacitance loads. However, as the load capacitance increases, the resulting response pole occurs at lower frequencies, causing ringing, peaking, or oscillation. The value of the load capacitance at which oscillation occurs varies from lot to lot. If an application appears to be sensitive to oscillation due to load capacitance, adding a small resistance in series with the load should alleviate the problem (see Figure 2).

PULSE RESPONSE
(R_L = 600 Ω, C_L = 380 pF)

Maximum capacitance
before oscillation = 380 pF

0.25 V per Division

250 ns per Division

PULSE RESPONSE
(R_L = 2 kΩ, C_L = 560 pF)

Maximum capacitance
before oscillation = 560 pF

0.25 V per Division

250 ns per Division

PULSE RESPONSE
(R_L = 10 kΩ, C_L = 590 pF)

Maximum capacitance
before oscillation = 590 pF

0.25 V per Division

250 ns per Division

PULSE RESPONSE
(R_O = 0 Ω, C_O = 1000 pF, R_L = 2 kΩ)

0.25 V per Division

250 ns per Division

PULSE RESPONSE
(R_O = 4 Ω, C_O = 1000 pF, R_L = 2 kΩ)

0.25 V per Division

250 ns per Division

PULSE RESPONSE
(R_O = 35 Ω, C_O = 1000 pF, R_L = 2 kΩ)

0.25 V per Division

250 ns per Division

15 V

5 V
−5 V

+

−15 V

R_o

V_o

C_L

R_L = 2 kΩ

Figure 2. Output Characteristics

Submit Documentation Feedback

PACKAGING INFORMATION

| Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MC33078D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MYU	Samples
MC33078DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078DRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	M33078	Samples
MC33078P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	MC33078P	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

---

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MC33078 :

● Enhanced Product: MC33078-EP

NOTE: Qualified Version Definitions:

● Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MC33078DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
MC33078DGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
MC33078DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
MC33078DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MC33078DGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
MC33078DGKT	VSSOP	DGK	8	250	200.0	183.0	25.0
MC33078DR	SOIC	D	8	2500	340.5	338.1	20.6
MC33078DR	SOIC	D	8	2500	853.0	449.0	35.0

.228-.244 TYP
[5.80-6.19]

PIN 1 ID AREA

6X .050
[1.27]

2X
.150
[3.81]

8X .012-.020
[0.31-0.51]

.010 [0.25] (M) C A B

.189-.197
[4.81-5.00]
NOTE 3

.150-.157
[3.81-3.98]
NOTE 4

SEATING PLANE

.004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010 TYP
[0.13-0.25]

.010
[0.25]

0°- 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

SYMM
₵

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM
₵

(R.002) TYP
[0.05]

4

5

6X (.050)
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM

1

8X (.024)
[0.6]

SYMM

8

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C   02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R−PDIP−T8)   PLASTIC DUAL−IN−LINE PACKAGE

0.400 (10,16)
0.355 (9,02)

8   5

0.260 (6,60)
0.240 (6,10)

1   4

0.070 (1,78)
0.045 (1,14)

0.045 (1,14)
0.030 (0,76)

0.020 (0,51) MIN

0.325 (8,26)
0.300 (7,62)

0.015 (0,38)

0.200 (5,08) MAX

Gauge Plane

Seating Plane

0.010 (0,25) NOM

0.125 (3,18) MIN

0.100 (2,54)

0.430 (10,92)
MAX

0.021 (0,53)
0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

4040082/E   04/2010

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Falls within JEDEC MS−001 variation BA.

DGK (S−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE

4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
            not exceed 0.15 per end.
        D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
        E. Falls within JEDEC MO−187 variation AA, except interlead flash.

DGK (S-PDSO-G8)   PLASTIC SMALL OUTLINE PACKAGE

Example Board Layout

Example Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
(See Note D)

(0,65)TYP.

8X(0,45)   (0,65)TYP.

8   5

8X(1,45)

PKG
℄   (4,4)

PKG
℄   (4,4)

1   4

PKG
℄

PKG
℄

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

(0,45)

(1,45)

Pad Geometry
(See Note C)

(0,05)
All Around

4221236/A 11/13

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC-7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER