

## MSP430F543xA, MSP430F541xA Mixed-Signal Microcontrollers

### 1 Device Overview

#### 1.1 Features

- Low Supply Voltage Range:  
3.6 V Down to 1.8 V
- Ultra-Low Power Consumption
  - Active Mode (AM):  
All System Clocks Active  
230  $\mu$ A/MHz at 8 MHz, 3.0 V, Flash Program Execution (Typical)  
110  $\mu$ A/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)
  - Standby Mode (LPM3):  
Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:  
1.7  $\mu$ A at 2.2 V, 2.1  $\mu$ A at 3.0 V (Typical)  
Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:  
1.2  $\mu$ A at 3.0 V (Typical)
  - Off Mode (LPM4):  
Full RAM Retention, Supply Supervisor Operational, Fast Wakeup:  
1.2  $\mu$ A at 3.0 V (Typical)
  - Shutdown Mode (LPM4.5):  
0.1  $\mu$ A at 3.0 V (Typical)
- Wake up From Standby Mode in 3.5  $\mu$ s (Typical)
- 16-Bit RISC Architecture
  - Extended Memory
  - Up to 25-MHz System Clock
- Flexible Power-Management System
  - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
  - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
  - FLL Control Loop for Frequency Stabilization
  - Low-Power Low-Frequency Internal Clock Source (VLO)
    - Low-Frequency Trimmed Internal Reference Source (REFO)
    - 32-kHz Crystals
    - High-Frequency Crystals up to 32 MHz
- 16-Bit Timer TA0, Timer\_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer\_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer\_B With Seven Capture/Compare Shadow Registers
- Up to Four Universal Serial Communication Interfaces
  - USCI\_A0, USCI\_A1, USCI\_A2, and USCI\_A3 Each Support:
    - Enhanced UART Supports Automatic Baud-Rate Detection
    - IrDA Encoder and Decoder
    - Synchronous SPI
  - USCI\_B0, USCI\_B1, USCI\_B2, and USCI\_B3 Each Support:
    - I<sup>2</sup>C
    - Synchronous SPI
- 12-Bit Analog-to-Digital Converter (ADC)
  - Internal Reference
  - Sample-and-Hold
  - Autoscan Feature
  - 14 External Channels, 2 Internal Channels
- Hardware Multiplier Supports 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- Three-Channel Internal DMA
- Basic Timer With RTC Feature
- [Section 3](#) Summarizes the Available Family Members
- For Complete Module Descriptions, See the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208](#))

#### 1.2 Applications

- Analog and Digital Sensor Systems
- Digital Motor Controls
- Remote Controls
- Thermostats
- Digital Timers
- Hand-Held Meters



### 1.3 Description

The TI MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in 3.5  $\mu$ s (typical).

The MSP430F543xA and MSP430F541xA series are microcontroller configurations with three 16-bit timers, a high-performance 12-bit ADC, up to four universal serial communication interfaces (USCIs), a hardware multiplier, DMA, an RTC module with alarm capabilities, and up to 87 I/O pins.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, and hand-held meters.

**Device Information<sup>(1)</sup>**

| PART NUMBER     | PACKAGE                     | BODY SIZE <sup>(2)</sup> |
|-----------------|-----------------------------|--------------------------|
| MSP430F5438AZQW | MicroStar Junior™ BGA (113) | 7 mm x 7 mm              |
| MSP430F5438APZ  | LQFP (100)                  | 14 mm x 14 mm            |
| MSP430F5437APN  | LQFP (80)                   | 12 mm x 12 mm            |

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in [Section 8](#), or see the TI website at [www.ti.com](http://www.ti.com).
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in [Section 8](#).

### 1.4 Functional Block Diagrams

Figure 1-1 and Figure 1-2 show the functional block diagrams.




Figure 1-1. Functional Block Diagram – MSP430F5438AIPZ, MSP430F5436AIPZ, MSP430F5419AIPZ, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW




Figure 1-2. Functional Block Diagram – MSP430F5437AIPN, MSP430F5435AIPN, MSP430F5418AIPN

## Table of Contents

|          |   |           |          |   |           |
|----------|---|-----------|----------|---|-----------|
| <b>1</b> | <b>Device Overview</b>  | <b>1</b>  | 5.28     | Timer_A   | 30        |
| 1.1      | Features  | 1         | 5.29     | Timer_B   | 30        |
| 1.2      | Applications  | 1         | 5.30     | USCI (UART Mode) Recommended Operating Conditions   | 30        |
| 1.3      | Description   | 2         | 5.31     | USCI (UART Mode)  | 30        |
| 1.4      | Functional Block Diagrams   | 3         | 5.32     | USCI (SPI Master Mode) Recommended Operating Conditions   | 31        |
| <b>2</b> | <b>Revision History</b>   | <b>5</b>  | 5.33     | USCI (SPI Master Mode)  | 31        |
| <b>3</b> | <b>Device Comparison</b>  | <b>6</b>  | 5.34     | USCI (SPI Slave Mode)   | 33        |
| <b>4</b> | <b>Terminal Configuration and Functions</b>                                       | <b>7</b>  | 5.35     | USCI (I <sup>2</sup> C Mode)  | 35        |
| 4.1      | Pin Diagrams  | 7         | 5.36     | 12-Bit ADC, Power Supply and Input Range Conditions   | 36        |
| 4.2      | Signal Descriptions   | 10        | 5.37     | 12-Bit ADC, Timing Parameters   | 36        |
| <b>5</b> | <b>Specifications</b>   | <b>15</b> | 5.38     | 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage | 37        |
| 5.1      | Absolute Maximum Ratings  | 15        | 5.39     | 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage                             | 37        |
| 5.2      | ESD Ratings   | 15        | 5.40     | 12-Bit ADC, Temperature Sensor and Built-In V <sub>MID</sub>                                      | 38        |
| 5.3      | Recommended Operating Conditions  | 15        | 5.41     | REF, External Reference   | 39        |
| 5.4      | Active Mode Supply Current Into V <sub>CC</sub> Excluding External Current        | 16        | 5.42     | REF, Built-In Reference   | 39        |
| 5.5      | Low-Power Mode Supply Currents (Into V <sub>CC</sub> ) Excluding External Current | 17        | 5.43     | Flash Memory  | 40        |
| 5.6      | Thermal Characteristics   | 18        | 5.44     | JTAG and Spy-Bi-Wire Interface  | 41        |
| 5.7      | Schmitt-Trigger Inputs – General-Purpose I/O                                      | 18        | <b>6</b> | <b>Detailed Description</b>   | <b>42</b> |
| 5.8      | Inputs – Ports P1 and P2  | 18        | 6.1      | CPU ( <a href="#">Link to User's Guide</a> )  | 42        |
| 5.9      | Leakage Current – General-Purpose I/O   | 18        | 6.2      | Operating Modes   | 43        |
| 5.10     | Outputs – General-Purpose I/O (Full Drive Strength)                               | 19        | 6.3      | Interrupt Vector Addresses  | 44        |
| 5.11     | Outputs – General-Purpose I/O (Reduced Drive Strength)                            | 19        | 6.4      | Memory Organization   | 45        |
| 5.12     | Output Frequency – General-Purpose I/O  | 19        | 6.5      | Bootstrap Loader (BSL)  | 46        |
| 5.13     | Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)            | 20        | 6.6      | JTAG Operation  | 46        |
| 5.14     | Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)               | 21        | 6.7      | Flash Memory ( <a href="#">Link to User's Guide</a> )   | 47        |
| 5.15     | Crystal Oscillator, XT1, Low-Frequency Mode                                       | 22        | 6.8      | RAM Memory ( <a href="#">Link to User's Guide</a> )   | 47        |
| 5.16     | Crystal Oscillator, XT1, High-Frequency Mode                                      | 23        | 6.9      | Peripherals   | 47        |
| 5.17     | Crystal Oscillator, XT2   | 24        | 6.10     | Input/Output Schematics   | 68        |
| 5.18     | Internal Very-Low-Power Low-Frequency Oscillator (VLO)                            | 25        | 6.11     | Device Descriptors (TLV)  | 92        |
| 5.19     | Internal Reference, Low-Frequency Oscillator (REFO)                               | 25        | <b>7</b> | <b>Device and Documentation Support</b>   | <b>95</b> |
| 5.20     | DCO Frequency   | 26        | 7.1      | Device Support  | 95        |
| 5.21     | PMM, Brown-Out Reset (BOR)  | 27        | 7.2      | Documentation Support   | 98        |
| 5.22     | PMM, Core Voltage   | 27        | 7.3      | Related Links   | 98        |
| 5.23     | PMM, SVS High Side  | 28        | 7.4      | Community Resources   | 98        |
| 5.24     | PMM, SVM High Side  | 28        | 7.5      | Trademarks  | 98        |
| 5.25     | PMM, SVS Low Side   | 29        | 7.6      | Electrostatic Discharge Caution   | 99        |
| 5.26     | PMM, SVM Low Side   | 29        | 7.7      | Export Control Notice   | 99        |
| 5.27     | Wake-up Times From Low-Power Modes and Reset                                      | 29        | 7.8      | Glossary  | 99        |
|          |   |           | <b>8</b> | <b>Mechanical, Packaging, and Orderable Information</b>   | <b>99</b> |

## 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| <b>Changes from Revision D (August 2013) to Revision E</b>  | <b>Page</b>        |
|---|--------------------|
| • Document format and organization changes throughout, including addition of section numbering.....   | <a href="#">1</a>  |
| • Added <i>Device Information</i> table .....   | <a href="#">2</a>  |
| • Moved functional block diagrams to <a href="#">Section 1.4</a> .....  | <a href="#">3</a>  |
| • Added <a href="#">Section 3</a> and moved <a href="#">Table 3-1</a> , <i>Family Members</i> , to it .....   | <a href="#">6</a>  |
| • Added <a href="#">Section 5</a> and moved all electrical specifications to it .....   | <a href="#">15</a> |
| • Added <a href="#">Section 5.2</a> , <i>ESD Ratings</i> .....  | <a href="#">15</a> |
| • Added note to $C_{V_{CORE}}$ .....  | <a href="#">15</a> |
| • Changed the TYP value of $C_{L_{eff}}$ with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF .....   | <a href="#">22</a> |
| • Changed P5.3 schematic (added P5SEL.2 and XT2BYPASS inputs with AND and OR gates) .....   | <a href="#">78</a> |
| • Changed P5SEL.3 column from X to 0 for "P5.3 (I/O)" rows.....   | <a href="#">78</a> |
| • Changed P7.1 schematic (added P7SEL.1 input and OR gate) .....  | <a href="#">83</a> |
| • Changed P7SEL.1 column from X to 0 for "P7.1 (I/O)" rows.....   | <a href="#">83</a> |
| • Added <a href="#">Section 7</a> and moved <i>Tools Support</i> , <i>Device Nomenclature</i> , <i>ESD Caution</i> , and <i>Trademarks</i> sections to it ... | <a href="#">95</a> |
| • Added <a href="#">Section 8</a> .....   | <a href="#">99</a> |

### 3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Family Members<sup>(1)(2)</sup>

| DEVICE       | FLASH (KB) | SRAM (KB) | Timer_A <sup>(3)</sup> | Timer_B <sup>(4)</sup> | USCI                       |                                  | ADC12_A (Ch)  | I/O | PACKAGE         |
|--------------|------------|-----------|------------------------|------------------------|----------------------------|----------------------------------|---------------|-----|-----------------|
|              |            |           |                        |                        | CHANNEL A: UART, IrDA, SPI | CHANNEL B: SPI, I <sup>2</sup> C |               |     |                 |
| MSP430F5438A | 256        | 16        | 5, 3                   | 7                      | 4                          | 4                                | 14 ext, 2 int | 87  | 100 PZ, 113 ZQW |
| MSP430F5437A | 256        | 16        | 5, 3                   | 7                      | 2                          | 2                                | 14 ext, 2 int | 67  | 80 PN           |
| MSP430F5436A | 192        | 16        | 5, 3                   | 7                      | 4                          | 4                                | 14 ext, 2 int | 87  | 100 PZ, 113 ZQW |
| MSP430F5435A | 192        | 16        | 5, 3                   | 7                      | 2                          | 2                                | 14 ext, 2 int | 67  | 80 PN           |
| MSP430F5419A | 128        | 16        | 5, 3                   | 7                      | 4                          | 4                                | 14 ext, 2 int | 87  | 100 PZ, 113 ZQW |
| MSP430F5418A | 128        | 16        | 5, 3                   | 7                      | 2                          | 2                                | 14 ext, 2 int | 67  | 80 PN           |

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).
- (3) Each number in the sequence represents an instantiation of Timer\_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
- (4) Each number in the sequence represents an instantiation of Timer\_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators.

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagrams

Figure 4-1 through Figure 4-3 show the device pinouts.





Figure 4-1. Pin Designation, MSP430F5438AIPZ, MSP430F5436AIPZ, MSP430F5419AIPZ



**Figure 4-2. Pin Designation, MSP430F5437AIPN, MSP430F5435AIPN, MSP430F5418AIPN**



**ZQW PACKAGE  
(TOP VIEW)**

|              |               |              |              |              |               |               |               |               |                |                |                |
|--------------|---------------|--------------|--------------|--------------|---------------|---------------|---------------|---------------|----------------|----------------|----------------|
| P6.4<br>(A1) | P6.2<br>(A2)  | RST<br>(A3)  | PJ.1<br>(A4) | P5.3<br>(A5) | P5.2<br>(A6)  | P11.2<br>(A7) | P11.0<br>(A8) | P10.6<br>(A9) | P10.4<br>(A10) | P10.1<br>(A11) | P9.7<br>(A12)  |
| P6.6<br>(B1) | P6.3<br>(B2)  | P6.1<br>(B3) | PJ.3<br>(B4) | PJ.0<br>(B5) | DVSS4<br>(B6) | DVCC4<br>(B7) | P10.7<br>(B8) | P10.5<br>(B9) | P10.3<br>(B10) | P9.6<br>(B11)  | P9.5<br>(B12)  |
| P7.5<br>(C1) | P6.7<br>(C2)  | (C3)         |              |              |               |               |               |               |                | P9.4<br>(C11)  | P9.2<br>(C12)  |
| P5.0<br>(D1) | P7.6<br>(D2)  |              | P6.0<br>(D4) | PJ.2<br>(D5) | TEST<br>(D6)  | P11.1<br>(D7) | P10.2<br>(D8) | P10.0<br>(D9) |                | P9.0<br>(D11)  | P8.7<br>(D12)  |
| P5.1<br>(E1) | AVCC<br>(E2)  |              | P6.5<br>(E4) | (E5)         | (E6)          | (E7)          | (E8)          | P9.3<br>(E9)  |                | P8.6<br>(E11)  | DVCC2<br>(E12) |
| P7.0<br>(F1) | AVSS<br>(F2)  |              | P7.4<br>(F4) | (F5)         |               |               | (F8)          | P9.1<br>(F9)  |                | P8.5<br>(F11)  | DVSS2<br>(F12) |
| P7.1<br>(G1) | DVSS1<br>(G2) |              | P7.7<br>(G4) | (G5)         |               |               | (G8)          | P8.3<br>(G9)  |                | P8.4<br>(G11)  | VCORE<br>(G12) |
| P1.0<br>(H1) | DVCC1<br>(H2) |              | P1.1<br>(H4) | (H5)         | (H6)          | (H7)          | (H8)          | P8.0<br>(H9)  |                | P8.1<br>(H11)  | P8.2<br>(H12)  |
| P1.3<br>(J1) | P1.4<br>(J2)  |              | P1.2<br>(J4) | P2.7<br>(J5) | P3.2<br>(J6)  | P3.5<br>(J7)  | P4.0<br>(J8)  | P5.5<br>(J9)  |                | P7.2<br>(J11)  | P7.3<br>(J12)  |
| P1.5<br>(K1) | P1.6<br>(K2)  |              |              |              |               |               |               |               |                | P5.6<br>(K11)  | P5.7<br>(K12)  |
| P1.7<br>(L1) | P2.1<br>(L2)  | P2.3<br>(L3) | P2.5<br>(L4) | P3.0<br>(L5) | P3.3<br>(L6)  | P3.4<br>(L7)  | P3.7<br>(L8)  | P4.2<br>(L9)  | P4.3<br>(L10)  | P4.5<br>(L11)  | P5.4<br>(L12)  |
| P2.0<br>(M1) | P2.2<br>(M2)  | P2.4<br>(M3) | P2.6<br>(M4) | P3.1<br>(M5) | DVSS3<br>(M6) | DVCC3<br>(M7) | P3.6<br>(M8)  | P4.1<br>(M9)  | P4.4<br>(M10)  | P4.6<br>(M11)  | P4.7<br>(M12)  |

**Figure 4-3. Pin Designation, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW**

## 4.2 Signal Descriptions

Table 4-1 describes the signals for all device variants and package options.

**Table 4-1. Terminal Functions**

| TERMINAL             |     |    |     | I/O <sup>(1)</sup> | DESCRIPTION  |
|----------------------|-----|----|-----|--------------------|--|
| NAME                 | NO. |    |     |                    |  |
|                      | PZ  | PN | ZQW |                    |  |
| P6.4/A4              | 1   | 1  | A1  | I/O                | General-purpose digital I/O<br>Analog input A4 – ADC   |
| P6.5/A5              | 2   | 2  | E4  | I/O                | General-purpose digital I/O<br>Analog input A5 – ADC   |
| P6.6/A6              | 3   | 3  | B1  | I/O                | General-purpose digital I/O<br>Analog input A6 – ADC   |
| P6.7/A7              | 4   | 4  | C2  | I/O                | General-purpose digital I/O<br>Analog input A7 – ADC   |
| P7.4/A12             | 5   | 5  | F4  | I/O                | General-purpose digital I/O<br>Analog input A12 – ADC  |
| P7.5/A13             | 6   | 6  | C1  | I/O                | General-purpose digital I/O<br>Analog input A13 – ADC  |
| P7.6/A14             | 7   | 7  | D2  | I/O                | General-purpose digital I/O<br>Analog input A14 – ADC  |
| P7.7/A15             | 8   | 8  | G4  | I/O                | General-purpose digital I/O<br>Analog input A15 – ADC  |
| P5.0/A8/VREF+/VeREF+ | 9   | 9  | D1  | I/O                | General-purpose digital I/O<br>Analog input A8 – ADC<br>Output of reference voltage to the ADC<br>Input for an external reference voltage to the ADC   |
| P5.1/A9/VREF-/VeREF- | 10  | 10 | E1  | I/O                | General-purpose digital I/O<br>Analog input A9 – ADC<br>Negative terminal for the ADC reference voltage for both sources, the internal reference voltage, or an external applied reference voltage |
| AVCC                 | 11  | 11 | E2  |                    | Analog power supply  |
| AVSS                 | 12  | 12 | F2  |                    | Analog ground supply   |
| P7.0/XIN             | 13  | 13 | F1  | I/O                | General-purpose digital I/O<br>Input terminal for crystal oscillator XT1   |
| P7.1/XOUT            | 14  | 14 | G1  | I/O                | General-purpose digital I/O<br>Output terminal of crystal oscillator XT1   |
| DVSS1                | 15  | 15 | G2  |                    | Digital ground supply  |
| DVCC1                | 16  | 16 | H2  |                    | Digital power supply   |
| P1.0/TA0CLK/ACLK     | 17  | 17 | H1  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 clock signal TACLK input<br>ACLK output (divided by 1, 2, 4, 8, 16, or 32)  |
| P1.1/TA0.0           | 18  | 18 | H4  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 CCR0 capture: CCI0A input, compare: Out0 output<br>BSL transmit output  |
| P1.2/TA0.1           | 19  | 19 | J4  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 CCR1 capture: CCI1A input, compare: Out1 output<br>BSL receive input  |
| P1.3/TA0.2           | 20  | 20 | J1  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 CCR2 capture: CCI2A input, compare: Out2 output   |
| P1.4/TA0.3           | 21  | 21 | J2  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 CCR3 capture: CCI3A input compare: Out3 output  |
| P1.5/TA0.4           | 22  | 22 | K1  | I/O                | General-purpose digital I/O with port interrupt<br>TA0 CCR4 capture: CCI4A input, compare: Out4 output   |
| P1.6/SMCLK           | 23  | 23 | K2  | I/O                | General-purpose digital I/O with port interrupt<br>SMCLK output  |
| P1.7                 | 24  | 24 | L1  | I/O                | General-purpose digital I/O with port interrupt  |

(1) I = input, O = output, N/A = not available on this package offering

**Table 4-1. Terminal Functions (continued)**

| TERMINAL              |     |    |     | I/O <sup>(1)</sup> | DESCRIPTION   |
|-----------------------|-----|----|-----|--------------------|---|
| NAME                  | NO. |    |     |                    |   |
|                       | PZ  | PN | ZQW |                    |   |
| P2.0/TA1CLK/MCLK      | 25  | 25 | M1  | I/O                | General-purpose digital I/O with port interrupt<br>TA1 clock signal TA1CLK input<br>MCLK output   |
| P2.1/TA1.0            | 26  | 26 | L2  | I/O                | General-purpose digital I/O with port interrupt<br>TA1 CCR0 capture: CCI0A input, compare: Out0 output  |
| P2.2/TA1.1            | 27  | 27 | M2  | I/O                | General-purpose digital I/O with port interrupt<br>TA1 CCR1 capture: CCI1A input, compare: Out1 output  |
| P2.3/TA1.2            | 28  | 28 | L3  | I/O                | General-purpose digital I/O with port interrupt<br>TA1 CCR2 capture: CCI2A input, compare: Out2 output  |
| P2.4/RTCCLK           | 29  | 29 | M3  | I/O                | General-purpose digital I/O with port interrupt<br>RTCCLK output  |
| P2.5                  | 30  | 32 | L4  | I/O                | General-purpose digital I/O with port interrupt   |
| P2.6/ACLK             | 31  | 33 | M4  | I/O                | General-purpose digital I/O with port interrupt<br>ACLK output (divided by 1, 2, 4, 8, 16, or 32)   |
| P2.7/ADC12CLK/DMAE0   | 32  | 34 | J5  | I/O                | General-purpose digital I/O with port interrupt<br>Conversion clock output – ADC<br>DMA external trigger input  |
| P3.0/UCB0STE/UCA0CLK  | 33  | 35 | L5  | I/O                | General-purpose digital I/O<br>Slave transmit enable – USCI_B0 SPI mode<br>Clock signal input – USCI_A0 SPI slave mode<br>Clock signal output – USCI_A0 SPI master mode |
| P3.1/UCB0SIMO/UCB0SDA | 34  | 36 | M5  | I/O                | General-purpose digital I/O<br>Slave in, master out – USCI_B0 SPI mode<br>I <sup>2</sup> C data – USCI_B0 I <sup>2</sup> C mode   |
| P3.2/UCB0SOMI/UCB0SCL | 35  | 37 | J6  | I/O                | General-purpose digital I/O<br>Slave out, master in – USCI_B0 SPI mode<br>I <sup>2</sup> C clock – USCI_B0 I <sup>2</sup> C mode  |
| P3.3/UCB0CLK/UCA0STE  | 36  | 38 | L6  | I/O                | General-purpose digital I/O<br>Clock signal input – USCI_B0 SPI slave mode<br>Clock signal output – USCI_B0 SPI master mode<br>Slave transmit enable – USCI_A0 SPI mode |
| DVSS3                 | 37  | 30 | M6  |                    | Digital ground supply   |
| DVCC3                 | 38  | 31 | M7  |                    | Digital power supply  |
| P3.4/UCA0TXD/UCA0SIMO | 39  | 39 | L7  | I/O                | General-purpose digital I/O<br>Transmit data – USCI_A0 UART mode<br>Slave in, master out – USCI_A0 SPI mode   |
| P3.5/UCA0RXD/UCA0SOMI | 40  | 40 | J7  | I/O                | General-purpose digital I/O<br>Receive data – USCI_A0 UART mode<br>Slave out, master in – USCI_A0 SPI mode  |
| P3.6/UCB1STE/UCA1CLK  | 41  | 41 | M8  | I/O                | General-purpose digital I/O<br>Slave transmit enable – USCI_B1 SPI mode<br>Clock signal input – USCI_A1 SPI slave mode<br>Clock signal output – USCI_A1 SPI master mode |
| P3.7/UCB1SIMO/UCB1SDA | 42  | 42 | L8  | I/O                | General-purpose digital I/O<br>Slave in, master out – USCI_B1 SPI mode<br>I <sup>2</sup> C data – USCI_B1 I <sup>2</sup> C mode   |
| P4.0/TB0.0            | 43  | 43 | J8  | I/O                | General-purpose digital I/O<br>TB0 capture CCR0: CCI0A/CCI0B input, compare: Out0 output  |
| P4.1/TB0.1            | 44  | 44 | M9  | I/O                | General-purpose digital I/O<br>TB0 capture CCR1: CCI1A/CCI1B input, compare: Out1 output  |
| P4.2/TB0.2            | 45  | 45 | L9  | I/O                | General-purpose digital I/O<br>TB0 capture CCR2: CCI2A/CCI2B input, compare: Out2 output  |
| P4.3/TB0.3            | 46  | 46 | L10 | I/O                | General-purpose digital I/O<br>TB0 capture CCR3: CCI3A/CCI3B input, compare: Out3 output  |
| P4.4/TB0.4            | 47  | 47 | M10 | I/O                | General-purpose digital I/O<br>TB0 capture CCR4: CCI4A/CCI4B input, compare: Out4 output  |

**Table 4-1. Terminal Functions (continued)**

| TERMINAL              |     |     |     | I/O <sup>(1)</sup> | DESCRIPTION   |
|-----------------------|-----|-----|-----|--------------------|---|
| NAME                  | NO. |     |     |                    |   |
|                       | PZ  | PN  | ZQW |                    |   |
| P4.5/TB0.5            | 48  | 48  | L11 | I/O                | General-purpose digital I/O<br>TB0 capture CCR5: CCI5A/CCI5B input, compare: Out5 output  |
| P4.6/TB0.6            | 49  | 52  | M11 | I/O                | General-purpose digital I/O<br>TB0 capture CCR6: CCI6A/CCI6B input, compare: Out6 output  |
| P4.7/TB0CLK/SMCLK     | 50  | 53  | M12 | I/O                | General-purpose digital I/O<br>TB0 clock input<br>SMCLK output  |
| P5.4/UCB1SOMI/UCB1SCL | 51  | 54  | L12 | I/O                | General-purpose digital I/O<br>Slave out, master in – USCI_B1 SPI mode<br>I <sup>2</sup> C clock – USCI_B1 I <sup>2</sup> C mode  |
| P5.5/UCB1CLK/UCA1STE  | 52  | 55  | J9  | I/O                | General-purpose digital I/O<br>Clock signal input – USCI_B1 SPI slave mode<br>Clock signal output – USCI_B1 SPI master mode<br>Slave transmit enable – USCI_A1 SPI mode |
| P5.6/UCA1TXD/UCA1SIMO | 53  | 56  | K11 | I/O                | General-purpose digital I/O<br>Transmit data – USCI_A1 UART mode<br>Slave in, master out – USCI_A1 SPI mode   |
| P5.7/UCA1RXD/UCA1SOMI | 54  | 57  | K12 | I/O                | General-purpose digital I/O<br>Receive data – USCI_A1 UART mode<br>Slave out, master in – USCI_A1 SPI mode  |
| P7.2/TB0OUTH/SVMOUT   | 55  | 58  | J11 | I/O                | General-purpose digital I/O<br>Switch all PWM outputs to high impedance – Timer TB0<br>SVM output   |
| P7.3/TA1.2            | 56  | 59  | J12 | I/O                | General-purpose digital I/O<br>TA1 CCR2 capture: CCI2B input, compare: Out2 output  |
| P8.0/TA0.0            | 57  | 60  | H9  | I/O                | General-purpose digital I/O<br>TA0 CCR0 capture: CCI0B input, compare: Out0 output  |
| P8.1/TA0.1            | 58  | 61  | H11 | I/O                | General-purpose digital I/O<br>TA0 CCR1 capture: CCI1B input, compare: Out1 output  |
| P8.2/TA0.2            | 59  | 62  | H12 | I/O                | General-purpose digital I/O<br>TA0 CCR2 capture: CCI2B input, compare: Out2 output  |
| P8.3/TA0.3            | 60  | 63  | G9  | I/O                | General-purpose digital I/O<br>TA0 CCR3 capture: CCI3B input, compare: Out3 output  |
| P8.4/TA0.4            | 61  | 64  | G11 | I/O                | General-purpose digital I/O<br>TA0 CCR4 capture: CCI4B input, compare: Out4 output  |
| VCORE <sup>(2)</sup>  | 62  | 49  | G12 |                    | Regulated core power supply output (internal use only, no external current loading)   |
| DVSS2                 | 63  | 50  | F12 |                    | Digital ground supply   |
| DVCC2                 | 64  | 51  | E12 |                    | Digital power supply  |
| P8.5/TA1.0            | 65  | 65  | F11 | I/O                | General-purpose digital I/O<br>TA1 CCR0 capture: CCI0B input, compare: Out0 output  |
| P8.6/TA1.1            | 66  | 66  | E11 | I/O                | General-purpose digital I/O<br>TA1 CCR1 capture: CCI1B input, compare: Out1 output  |
| P8.7                  | 67  | N/A | D12 | I/O                | General-purpose digital I/O   |
| P9.0/UCB2STE/UCA2CLK  | 68  | N/A | D11 | I/O                | General-purpose digital I/O<br>Slave transmit enable – USCI_B2 SPI mode<br>Clock signal input – USCI_A2 SPI slave mode<br>Clock signal output – USCI_A2 SPI master mode |
| P9.1/UCB2SIMO/UCB2SDA | 69  | N/A | F9  | I/O                | General-purpose digital I/O<br>Slave in, master out – USCI_B2 SPI mode<br>I <sup>2</sup> C data – USCI_B2 I <sup>2</sup> C mode   |
| P9.2/UCB2SOMI/UCB2SCL | 70  | N/A | C12 | I/O                | General-purpose digital I/O<br>Slave out, master in – USCI_B2 SPI mode<br>I <sup>2</sup> C clock – USCI_B2 I <sup>2</sup> C mode  |

(2) VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C<sub>VCORE</sub>.

**Table 4-1. Terminal Functions (continued)**

| TERMINAL                     |     |     |     | I/O <sup>(1)</sup> | DESCRIPTION   |
|------------------------------|-----|-----|-----|--------------------|---|
| NAME                         | NO. |     |     |                    |   |
|                              | PZ  | PN  | ZQW |                    |   |
| P9.3/UCB2CLK/UCA2STE         | 71  | N/A | E9  | I/O                | General-purpose digital I/O<br>Clock signal input – USCI_B2 SPI slave mode<br>Clock signal output – USCI_B2 SPI master mode<br>Slave transmit enable – USCI_A2 SPI mode |
| P9.4/UCA2TXD/UCA2SIMO        | 72  | N/A | C11 | I/O                | General-purpose digital I/O<br>Transmit data – USCI_A2 UART mode<br>Slave in, master out – USCI_A2 SPI mode   |
| P9.5/UCA2RXD/UCA2SOMI        | 73  | N/A | B12 | I/O                | General-purpose digital I/O<br>Receive data – USCI_A2 UART mode<br>Slave out, master in – USCI_A2 SPI mode  |
| P9.6                         | 74  | N/A | B11 | I/O                | General-purpose digital I/O   |
| P9.7                         | 75  | N/A | A12 | I/O                | General-purpose digital I/O   |
| P10.0/UCB3STE/UCA3CLK        | 76  | N/A | D9  | I/O                | General-purpose digital I/O<br>Slave transmit enable – USCI_B3 SPI mode<br>Clock signal input – USCI_A3 SPI slave mode<br>Clock signal output – USCI_A3 SPI master mode |
| P10.1/UCB3SIMO/UCB3SDA       | 77  | N/A | A11 | I/O                | General-purpose digital I/O<br>Slave in, master out – USCI_B3 SPI mode<br>I <sup>2</sup> C data – USCI_B3 I <sup>2</sup> C mode   |
| P10.2/UCB3SOMI/UCB3SCL       | 78  | N/A | D8  | I/O                | General-purpose digital I/O<br>Slave out, master in – USCI_B3 SPI mode<br>I <sup>2</sup> C clock – USCI_B3 I <sup>2</sup> C mode  |
| P10.3/UCB3CLK/UCA3STE        | 79  | N/A | B10 | I/O                | General-purpose digital I/O<br>Clock signal input – USCI_B3 SPI slave mode<br>Clock signal output – USCI_B3 SPI master mode<br>Slave transmit enable – USCI_A3 SPI mode |
| P10.4/UCA3TXD/UCA3SIMO       | 80  | N/A | A10 | I/O                | General-purpose digital I/O<br>Transmit data – USCI_A3 UART mode<br>Slave in, master out – USCI_A3 SPI mode   |
| P10.5/UCA3RXD/UCA3SOMI       | 81  | N/A | B9  | I/O                | General-purpose digital I/O<br>Receive data – USCI_A3 UART mode<br>Slave out, master in – USCI_A3 SPI mode  |
| P10.6                        | 82  | N/A | A9  | I/O                | General-purpose digital I/O   |
| P10.7                        | 83  | N/A | B8  | I/O                | General-purpose digital I/O   |
| P11.0/ACLK                   | 84  | N/A | A8  | I/O                | General-purpose digital I/O<br>ACLK output (divided by 1, 2, 4, 8, 16, or 32)   |
| P11.1/MCLK                   | 85  | N/A | D7  | I/O                | General-purpose digital I/O<br>MCLK output  |
| P11.2/SMCLK                  | 86  | N/A | A7  | I/O                | General-purpose digital I/O<br>SMCLK output   |
| DVCC4                        | 87  | 67  | B7  |                    | Digital power supply  |
| DVSS4                        | 88  | 68  | B6  |                    | Digital ground supply   |
| P5.2/XT2IN                   | 89  | 69  | A6  | I/O                | General-purpose digital I/O<br>Input terminal for crystal oscillator XT2  |
| P5.3/XT2OUT                  | 90  | 70  | A5  | I/O                | General-purpose digital I/O<br>Output terminal of crystal oscillator XT2  |
| TEST/SBWTK <sup>(3)</sup>    | 91  | 71  | D6  | I                  | Test mode pin – Selects four wire JTAG operation.<br>Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated   |
| PJ.0/TDO <sup>(4)</sup>      | 92  | 72  | B5  | I/O                | General-purpose digital I/O<br>JTAG test data output port   |
| PJ.1/TDI/TCLK <sup>(4)</sup> | 93  | 73  | A4  | I/O                | General-purpose digital I/O<br>JTAG test data input or test clock input   |

(3) See [Section 6.5](#) and [Section 6.6](#) for use with BSL and JTAG functions, respectively.

(4) See [Section 6.6](#) for use with JTAG function.

**Table 4-1. Terminal Functions (continued)**

| TERMINAL   |     |     |                | I/O <sup>(1)</sup> | DESCRIPTION   |
|--|-----|-----|----------------|--------------------|---|
| NAME   | NO. |     |                |                    |   |
|  | PZ  | PN  | ZQW            |                    |   |
| PJ.2/TMS <sup>(4)</sup>                            | 94  | 74  | D5             | I/O                | General-purpose digital I/O<br>JTAG test mode select  |
| PJ.3/TCK <sup>(4)</sup>                            | 95  | 75  | B4             | I/O                | General-purpose digital I/O<br>JTAG test clock  |
| $\overline{\text{RST}}$ /NMI/SBWDIO <sup>(3)</sup> | 96  | 76  | A3             | I/O                | Reset input active low <sup>(5)</sup><br>Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated. |
| P6.0/A0  | 97  | 77  | D4             | I/O                | General-purpose digital I/O<br>Analog input A0 – ADC  |
| P6.1/A1  | 98  | 78  | B3             | I/O                | General-purpose digital I/O<br>Analog input A1 – ADC  |
| P6.2/A2  | 99  | 79  | A2             | I/O                | General-purpose digital I/O<br>Analog input A2 – ADC  |
| P6.3/A3  | 100 | 80  | B2             | I/O                | General-purpose digital I/O<br>Analog input A3 – ADC  |
| Reserved   | N/A | N/A | <sup>(6)</sup> |                    |   |

(5) When this pin is configured as reset, the internal pullup resistor is enabled by default.

(6) C3, E5, E6, E7, E8, F5, F8, G5, G8, H5, H6, H7, H8 are reserved and should be connected to ground.

## 5 Specifications

### 5.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|  | MIN  | MAX            | UNIT |
|--|------|----------------|------|
| Voltage applied at $V_{CC}$ to $V_{SS}$                                  | -0.3 | 4.1            | V    |
| Voltage applied to any pin (excluding V <sub>CORE</sub> ) <sup>(2)</sup> | -0.3 | $V_{CC} + 0.3$ | V    |
| Diode current at any device pin  |      | ±2             | mA   |
| Storage temperature, $T_{stg}$ <sup>(3)</sup>                            | -55  | 105            | °C   |
| Maximum junction temperature, $T_J$                                      |      | 95             | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to  $V_{SS}$ . V<sub>CORE</sub> is for internal device use only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 5.2 ESD Ratings

|                                     |  | VALUE | UNIT |
|-------------------------------------|--|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 | V    |
|                                     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  |      |


- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

### 5.3 Recommended Operating Conditions

Typical values are specified at  $V_{CC} = 3.3$  V and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

|                            |   | MIN   | NOM | MAX | UNIT |     |
|----------------------------|---|---|-----|-----|------|-----|
| $V_{CC}$                   | Supply voltage during program execution and flash programming<br>( $AV_{CC} = DV_{CC1/2/3/4} = DV_{CC}$ ) <sup>(1)(2)</sup> | 1.8   |     | 3.6 | V    |     |
| $V_{SS}$                   | Supply voltage ( $AV_{SS} = DV_{SS1/2/3/4} = DV_{SS}$ )   |   | 0   |     | V    |     |
| $T_A$                      | Operating free-air temperature  | -40   |     | 85  | °C   |     |
| $T_J$                      | Operating junction temperature  | -40   |     | 85  | °C   |     |
| $C_{V_{CORE}}$             | Recommended capacitor at V <sub>CORE</sub> <sup>(3)</sup>   |   | 470 |     | nF   |     |
| $C_{DV_{CC}}/C_{V_{CORE}}$ | Capacitor ratio of DV <sub>CC</sub> to V <sub>CORE</sub>  | 10  |     |     |      |     |
| $f_{SYSTEM}$               | Processor frequency (maximum MCLK frequency) <sup>(4)</sup> <sup>(5)</sup> (see <a href="#">Figure 5-1</a> )                | PMMCOREV <sub>x</sub> = 0, $1.8\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ |     | 0   | 8    | MHz |
|                            |   | PMMCOREV <sub>x</sub> = 1, $2.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ |     | 0   | 12   |     |
|                            |   | PMMCOREV <sub>x</sub> = 2, $2.2\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ |     | 0   | 20   |     |
|                            |   | PMMCOREV <sub>x</sub> = 3, $2.4\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ |     | 0   | 25   |     |

- (1) TI recommends powering  $AV_{CC}$  and  $DV_{CC}$  from the same source. A maximum difference of 0.3 V between  $AV_{CC}$  and  $DV_{CC}$  can be tolerated during power up and operation.
- (2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the [Section 5.23](#) threshold parameters for the exact values and further details.
- (3) A capacitor tolerance of ±20% or better is required.
- (4) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.
- (5) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



The numbers within the fields denote the supported PMMCOREVx settings.

**Figure 5-1. Frequency vs Supply Voltage**

#### 5.4 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) <sup>(1)(2)(3)</sup>

| PARAMETER       | EXECUTION MEMORY | $V_{CC}$ | PMMCOREVx | FREQUENCY ( $f_{DCO} = f_{MCLK} = f_{SMCLK}$ ) |      |       |      |        |     |        |      |        |     | UNIT |
|-----------------|------------------|----------|-----------|--|------|-------|------|--------|-----|--------|------|--------|-----|------|
|                 |                  |          |           | 1 MHz  |      | 8 MHz |      | 12 MHz |     | 20 MHz |      | 25 MHz |     |      |
|                 |                  |          |           | TYP  | MAX  | TYP   | MAX  | TYP    | MAX | TYP    | MAX  | TYP    | MAX |      |
| $I_{AM, Flash}$ | Flash            | 3.0 V    | 0         | 0.29   | 0.33 | 1.84  | 2.08 |        |     |        |      |        |     | mA   |
|                 |                  |          | 1         | 0.32   |      | 2.08  |      | 3.10   |     |        |      |        |     |      |
|                 |                  |          | 2         | 0.33   |      | 2.24  |      | 3.50   |     | 6.37   |      |        |     |      |
|                 |                  |          | 3         | 0.35   |      | 2.36  |      | 3.70   |     | 6.75   | 8.90 | 9.60   |     |      |
| $I_{AM, RAM}$   | RAM              | 3.0 V    | 0         | 0.17   | 0.19 | 0.88  | 0.99 |        |     |        |      |        | mA  |      |
|                 |                  |          | 1         | 0.18   |      | 1.00  |      | 1.47   |     |        |      |        |     |      |
|                 |                  |          | 2         | 0.19   |      | 1.13  |      | 1.68   |     | 2.82   |      |        |     |      |
|                 |                  |          | 3         | 0.20   |      | 1.20  |      | 1.78   |     | 3.00   | 4.50 | 4.90   |     |      |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Characterized with program executing typical data processing.  
 $f_{ACLK} = 32768$  Hz,  $f_{DCO} = f_{MCLK} = f_{SMCLK}$  at specified frequency.  
 $XTS = CPUOFF = SCG0 = SCG1 = OSCOFF = SMCLKOFF = 0$ .



## 5.5 Low-Power Mode Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>

| PARAMETER  | $V_{CC}$ | PMMCOREVx | -40°C |      | 25°C |      | 60°C |      | 85°C |      | UNIT    |
|--|----------|-----------|-------|------|------|------|------|------|------|------|---------|
|  |          |           | TYP   | MAX  | TYP  | MAX  | TYP  | MAX  | TYP  | MAX  |         |
| $I_{LPM0,1MHz}$ Low-power mode 0 <sup>(3)</sup><br>(4)               | 2.2 V    | 0         | 69    | 93   | 69   | 93   | 69   | 93   | 69   | 93   | $\mu A$ |
|  | 3.0 V    | 3         | 73    | 100  | 73   | 100  | 73   | 100  | 73   | 100  |         |
| $I_{LPM2}$ Low-power mode 2 <sup>(5)</sup><br>(4)                    | 2.2 V    | 0         | 11    | 15.5 | 11   | 15.5 | 11   | 15.5 | 11   | 15.5 | $\mu A$ |
|  | 3.0 V    | 3         | 11.7  | 17.5 | 11.7 | 17.5 | 11.7 | 17.5 | 11.7 | 17.5 |         |
| $I_{LPM3,XT1LF}$ Low-power mode 3,<br>crystal mode <sup>(6)(4)</sup> | 2.2 V    | 0         | 1.4   |      | 1.7  |      | 2.6  |      | 6.6  |      | $\mu A$ |
|  |          | 1         | 1.5   |      | 1.8  |      | 2.9  |      | 9.9  |      |         |
|  |          | 2         | 1.5   |      | 2.0  |      | 3.3  |      | 10.1 |      |         |
|  | 3.0 V    | 0         | 1.8   |      | 2.1  | 2.4  | 2.8  |      | 7.1  | 13.6 |         |
|  |          | 1         | 1.8   |      | 2.3  |      | 3.1  |      | 10.5 |      |         |
|  |          | 2         | 1.9   |      | 2.4  |      | 3.5  |      | 10.6 |      |         |
| $I_{LPM3,VLO}$ Low-power mode 3,<br>VLO mode <sup>(7)(4)</sup>       | 3.0 V    | 3         | 2.0   |      | 2.3  | 2.6  | 3.9  |      | 11.8 | 14.8 |         |
|  |          | 0         | 1.0   |      | 1.2  | 1.42 | 2.0  |      | 5.8  | 12.9 |         |
|  |          | 1         | 1.0   |      | 1.3  |      | 2.3  |      | 6.0  |      |         |
|  |          | 2         | 1.1   |      | 1.4  |      | 2.8  |      | 6.2  |      |         |
| $I_{LPM4}$ Low-power mode 4 <sup>(8)(4)</sup>                        | 3.0 V    | 3         | 1.2   |      | 1.4  | 1.62 | 3.0  |      | 6.2  | 13.9 |         |
|  |          | 0         | 1.1   |      | 1.2  | 1.35 | 1.9  |      | 5.7  | 12.9 |         |
|  |          | 1         | 1.2   |      | 1.2  |      | 2.2  |      | 5.9  |      |         |
|  |          | 2         | 1.3   |      | 1.3  |      | 2.6  |      | 6.1  |      |         |
| $I_{LPM4.5}$ Low-power mode 4.5 <sup>(9)</sup>                       | 3.0 V    | 3         | 1.3   |      | 1.3  | 1.52 | 2.9  |      | 6.2  | 13.9 |         |
|  |          | 0         | 0.10  |      | 0.10 | 0.13 | 0.20 |      | 0.50 | 1.14 |         |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  = 0 MHz,  $f_{SMCLK}$  =  $f_{DCO}$  = 1 MHz
- (4) Current for brownout, high side supervisor (SVSH) normal mode included. Low-side supervisor and monitors disabled (SVSL, SVML). High-side monitor disabled (SVMH). RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  = 0 MHz,  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz, DCO setting = 1 MHz operation, DCO bias generator enabled.
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  =  $f_{DCO}$  = 0 MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4),  $f_{DCO}$  =  $f_{ACLK}$  =  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (9) Internal regulator disabled. No data retention. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5),  $f_{DCO}$  =  $f_{ACLK}$  =  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

## 5.6 Thermal Characteristics

|               |   |                         | VALUE     | UNIT |      |
|---------------|---|-------------------------|-----------|------|------|
| $\theta_{JA}$ | Junction-to-ambient thermal resistance, still air | Low-K board (JESD51-3)  | LQFP (PZ) | 50.1 | °C/W |
|               |   |                         | LQFP (PN) | 57.9 |      |
|               |   |                         | BGA (ZQW) | 60   |      |
|               |   | High-K board (JESD51-7) | LQFP (PZ) | 40.8 |      |
|               |   |                         | LQFP (PN) | 37.9 |      |
|               |   |                         | BGA (ZQW) | 42   |      |
| $\theta_{JC}$ | Junction-to-case thermal resistance               | LQFP (PZ)               | 8.9       | °C/W |      |
|               |   | LQFP (PN)               | 10.3      |      |      |
|               |   | BGA (ZQW)               | 8         |      |      |

## 5.7 Schmitt-Trigger Inputs – General-Purpose I/O<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS                                  | V <sub>CC</sub>  | MIN  | TYP | MAX  | UNIT       |
|------------|--|--|------|-----|------|------------|
| $V_{IT+}$  | Positive-going input threshold voltage           | 1.8 V  | 0.80 |     | 1.40 | V          |
|            |  | 3 V  | 1.50 |     | 2.10 |            |
| $V_{IT-}$  | Negative-going input threshold voltage           | 1.8 V  | 0.45 |     | 1.00 | V          |
|            |  | 3 V  | 0.75 |     | 1.65 |            |
| $V_{hys}$  | Input voltage hysteresis ( $V_{IT+} - V_{IT-}$ ) | 1.8 V  | 0.3  |     | 0.85 | V          |
|            |  | 3 V  | 0.4  |     | 1.0  |            |
| $R_{PULL}$ | Pullup or pulldown resistor <sup>(2)</sup>       | For pullup: $V_{IN} = V_{SS}$<br>For pulldown: $V_{IN} = V_{CC}$ | 20   | 35  | 50   | k $\Omega$ |
| $C_I$      | Input capacitance                                | $V_{IN} = V_{SS}$ or $V_{CC}$                                    |      | 5   |      | pF         |

(1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

(2) Also applies to the  $\overline{RST}$  pin when the pullup or pulldown resistor is enabled.

## 5.8 Inputs – Ports P1 and P2<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS                          | V <sub>CC</sub>  | MIN        | MAX | UNIT |
|-------------|--|--|------------|-----|------|
| $t_{(int)}$ | External interrupt timing <sup>(2)</sup> | Port P1, P2: P1.x to P2.x, external trigger pulse duration to set interrupt flag | 2.2 V, 3 V | 20  | ns   |

(1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

(2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration  $t_{(int)}$  is met. It may be set by trigger signals shorter than  $t_{(int)}$ .

## 5.9 Leakage Current – General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER       | TEST CONDITIONS                | V <sub>CC</sub> | MIN        | MAX | UNIT |
|-----------------|--------------------------------|-----------------|------------|-----|------|
| $I_{IKG(Px.y)}$ | High-impedance leakage current | (1) (2)         | 1.8 V, 3 V | ±50 | nA   |

(1) The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pins, unless otherwise noted.

(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

## 5.10 Outputs – General-Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER       |                           | TEST CONDITIONS                              | V <sub>CC</sub> | MIN                    | MAX                    | UNIT |
|-----------------|---------------------------|--|-----------------|------------------------|------------------------|------|
| V <sub>OH</sub> | High-level output voltage | I <sub>(OHmax)</sub> = -3 mA <sup>(1)</sup>  | 1.8 V           | V <sub>CC</sub> - 0.25 | V <sub>CC</sub>        | V    |
|                 |                           | I <sub>(OHmax)</sub> = -10 mA <sup>(2)</sup> |                 | V <sub>CC</sub> - 0.60 | V <sub>CC</sub>        |      |
|                 |                           | I <sub>(OHmax)</sub> = -5 mA <sup>(1)</sup>  | 3 V             | V <sub>CC</sub> - 0.25 | V <sub>CC</sub>        |      |
|                 |                           | I <sub>(OHmax)</sub> = -15 mA <sup>(2)</sup> |                 | V <sub>CC</sub> - 0.60 | V <sub>CC</sub>        |      |
| V <sub>OL</sub> | Low-level output voltage  | I <sub>(OLmax)</sub> = 3 mA <sup>(1)</sup>   | 1.8 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 | V    |
|                 |                           | I <sub>(OLmax)</sub> = 10 mA <sup>(2)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |
|                 |                           | I <sub>(OLmax)</sub> = 5 mA <sup>(1)</sup>   | 3 V             | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 |      |
|                 |                           | I <sub>(OLmax)</sub> = 15 mA <sup>(2)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |

(1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

(2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

## 5.11 Outputs – General-Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER       |                           | TEST CONDITIONS                             | V <sub>CC</sub> | MIN                    | MAX                    | UNIT |
|-----------------|---------------------------|---|-----------------|------------------------|------------------------|------|
| V <sub>OH</sub> | High-level output voltage | I <sub>(OHmax)</sub> = -1 mA <sup>(2)</sup> | 1.8 V           | V <sub>CC</sub> - 0.25 | V <sub>CC</sub>        | V    |
|                 |                           | I <sub>(OHmax)</sub> = -3 mA <sup>(3)</sup> |                 | V <sub>CC</sub> - 0.60 | V <sub>CC</sub>        |      |
|                 |                           | I <sub>(OHmax)</sub> = -2 mA <sup>(2)</sup> | 3.0 V           | V <sub>CC</sub> - 0.25 | V <sub>CC</sub>        |      |
|                 |                           | I <sub>(OHmax)</sub> = -6 mA <sup>(3)</sup> |                 | V <sub>CC</sub> - 0.60 | V <sub>CC</sub>        |      |
| V <sub>OL</sub> | Low-level output voltage  | I <sub>(OLmax)</sub> = 1 mA <sup>(2)</sup>  | 1.8 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 | V    |
|                 |                           | I <sub>(OLmax)</sub> = 3 mA <sup>(3)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |
|                 |                           | I <sub>(OLmax)</sub> = 2 mA <sup>(2)</sup>  | 3.0 V           | V <sub>SS</sub>        | V <sub>SS</sub> + 0.25 |      |
|                 |                           | I <sub>(OLmax)</sub> = 6 mA <sup>(3)</sup>  |                 | V <sub>SS</sub>        | V <sub>SS</sub> + 0.60 |      |

(1) Selecting reduced drive strength may reduce EMI.

(2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

(3) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

## 5.12 Output Frequency – General-Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





| PARAMETER             |                                   | TEST CONDITIONS   | MIN                                       | MAX | UNIT |
|-----------------------|-----------------------------------|---|---|-----|------|
| f <sub>Px,y</sub>     | Port output frequency (with load) | P1.6/SMCLK <sup>(1)</sup> (2)   | V <sub>CC</sub> = 1.8 V,<br>PMMCOREVx = 0 | 16  | MHz  |
|                       |                                   |   | V <sub>CC</sub> = 3 V,<br>PMMCOREVx = 3   | 25  |      |
| f <sub>Port_CLK</sub> | Clock output frequency            | P1.0/TA0CLK/ACLK<br>P1.6/SMCLK<br>P2.0/TA1CLK/MCLK<br>C <sub>L</sub> = 20 pF <sup>(2)</sup> | V <sub>CC</sub> = 1.8 V,<br>PMMCOREVx = 0 | 16  | MHz  |
|                       |                                   |   | V <sub>CC</sub> = 3 V,<br>PMMCOREVx = 3   | 25  |      |

(1) A resistive divider with 2 × R1 between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C<sub>L</sub> = 20 pF is connected to the output to V<sub>SS</sub>.

(2) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.





### 5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



### 5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



### 5.15 Crystal Oscillator, XT1, Low-Frequency Mode<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN   | TYP    | MAX   | UNIT |
|------------------------|--|---|-----------------|-------|--------|-------|------|
| ΔI <sub>DVCC,LF</sub>  | Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode | f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C                             | 3.0 V           | 0.075 |        | μA    |      |
|                        |  | f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C                             |                 | 0.170 |        |       |      |
|                        |  | f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C                             |                 | 0.290 |        |       |      |
| f <sub>XT1,LF0</sub>   | XT1 oscillator crystal frequency, LF mode  | XTS = 0, XT1BYPASS = 0  |                 | 32768 |        | Hz    |      |
| f <sub>XT1,LF,SW</sub> | XT1 oscillator logic-level square-wave input frequency, LF mode                            | XTS = 0, XT1BYPASS = 1 <sup>(2)</sup> <sup>(3)</sup>  |                 | 10    | 32.768 | 50    | kHz  |
| OA <sub>LF</sub>       | Oscillation allowance for LF crystals <sup>(4)</sup>                                       | XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, f <sub>XT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF                      |                 | 210   |        | kΩ    |      |
|                        |  | XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, f <sub>XT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 12 pF                     |                 | 300   |        |       |      |
| C <sub>L,eff</sub>     | Integrated effective load capacitance, LF mode <sup>(5)</sup>                              | XTS = 0, XCAP <sub>x</sub> = 0 <sup>(6)</sup>   |                 | 1     |        | pF    |      |
|                        |  | XTS = 0, XCAP <sub>x</sub> = 1  |                 | 5.5   |        |       |      |
|                        |  | XTS = 0, XCAP <sub>x</sub> = 2  |                 | 8.5   |        |       |      |
|                        |  | XTS = 0, XCAP <sub>x</sub> = 3  |                 | 12.0  |        |       |      |
| Duty cycle, LF mode    |  | XTS = 0, Measured at ACLK, f <sub>XT1,LF</sub> = 32768 Hz   |                 | 30%   |        | 70%   |      |
| f <sub>Fault,LF</sub>  | Oscillator fault frequency, LF mode <sup>(7)</sup>   | XTS = 0 <sup>(8)</sup>  |                 | 10    |        | 10000 | Hz   |
| t <sub>START,LF</sub>  | Start-up time, LF mode   | f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 6 pF  | 3.0 V           | 1000  |        | ms    |      |
|                        |  | f <sub>OSC</sub> = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12 pF |                 | 500   |        |       |      |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVE<sub>x</sub> settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For XT1DRIVE<sub>x</sub> = 0, C<sub>L,eff</sub> ≤ 6 pF.
  - For XT1DRIVE<sub>x</sub> = 1, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF.
  - For XT1DRIVE<sub>x</sub> = 2, 6 pF ≤ C<sub>L,eff</sub> ≤ 10 pF.
  - For XT1DRIVE<sub>x</sub> = 3, C<sub>L,eff</sub> ≥ 6 pF.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

## 5.16 Crystal Oscillator, XT1, High-Frequency Mode<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|------------------------|--|---|-----------------|-----|-----|-----|------|
| I <sub>DVCC,HF</sub>   | XT1 oscillator crystal current, HF mode                                      | f <sub>OSC</sub> = 4 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C                 | 3.0 V           |     | 200 |     | μA   |
|                        |  | f <sub>OSC</sub> = 12 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C                |                 |     | 260 |     |      |
|                        |  | f <sub>OSC</sub> = 20 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C                |                 |     | 325 |     |      |
|                        |  | f <sub>OSC</sub> = 32 MHz, XTS = 1, XOSCOFF = 0, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C                |                 |     | 450 |     |      |
| f <sub>XT1,HF0</sub>   | XT1 oscillator crystal frequency, HF mode 0                                  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0 <sup>(2)</sup>  |                 | 4   |     | 8   | MHz  |
| f <sub>XT1,HF1</sub>   | XT1 oscillator crystal frequency, HF mode 1                                  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1 <sup>(2)</sup>  |                 | 8   |     | 16  | MHz  |
| f <sub>XT1,HF2</sub>   | XT1 oscillator crystal frequency, HF mode 2                                  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2 <sup>(2)</sup>  |                 | 16  |     | 24  | MHz  |
| f <sub>XT1,HF3</sub>   | XT1 oscillator crystal frequency, HF mode 3                                  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3 <sup>(2)</sup>  |                 | 24  |     | 32  | MHz  |
| f <sub>XT1,HF,SW</sub> | XT1 oscillator logic-level square-wave input frequency, HF mode, bypass mode | XTS = 1, XT1BYPASS = 1 <sup>(3)(2)</sup>  |                 | 0.7 |     | 32  | MHz  |
| O <sub>AHF</sub>       | Oscillation allowance for HF crystals <sup>(4)</sup>                         | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, f <sub>XT1,HF</sub> = 6 MHz, C <sub>L,eff</sub> = 15 pF                      |                 |     | 450 |     | Ω    |
|                        |  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 1, f <sub>XT1,HF</sub> = 12 MHz, C <sub>L,eff</sub> = 15 pF                     |                 |     | 320 |     |      |
|                        |  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, f <sub>XT1,HF</sub> = 20 MHz, C <sub>L,eff</sub> = 15 pF                     |                 |     | 200 |     |      |
|                        |  | XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 3, f <sub>XT1,HF</sub> = 32 MHz, C <sub>L,eff</sub> = 15 pF                     |                 |     | 200 |     |      |
| t <sub>START,HF</sub>  | Start-up time, HF mode   | f <sub>OSC</sub> = 6 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF  | 3.0 V           |     | 0.5 |     | ms   |
|                        |  | f <sub>OSC</sub> = 20 MHz, XTS = 1, XT1BYPASS = 0, XT1DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF |                 |     |     | 0.3 |      |

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
  - Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.



### Crystal Oscillator, XT1, High-Frequency Mode<sup>(1)</sup> (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------|--|--|-----------------|-----|-----|-----|------|
| C <sub>L,eff</sub>    | Integrated effective load capacitance, HF mode <sup>(5)(6)</sup> | XTS = 1  |                 |     | 1   |     | pF   |
|                       | Duty cycle, HF mode  | XTS = 1, Measured at ACLK, f <sub>XT1,HF2</sub> = 20 MHz |                 | 40% | 50% | 60% |      |
| f <sub>Fault,HF</sub> | Oscillator fault frequency, HF mode <sup>(7)</sup>               | XTS = 1 <sup>(8)</sup>                                   |                 | 30  |     | 300 | kHz  |

- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

### 5.17 Crystal Oscillator, XT2

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

| PARAMETER              |   | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|------------------------|---|--|-----------------|-----|-----|-----|------|
| I <sub>DVCC,XT2</sub>  | XT2 oscillator crystal current consumption                          | f <sub>OSC</sub> = 4 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C  | 3.0 V           |     | 200 |     | μA   |
|                        |   | f <sub>OSC</sub> = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 1, T <sub>A</sub> = 25°C |                 |     | 260 |     |      |
|                        |   | f <sub>OSC</sub> = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C |                 |     | 325 |     |      |
|                        |   | f <sub>OSC</sub> = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 3, T <sub>A</sub> = 25°C |                 |     | 450 |     |      |
| f <sub>XT2,HF0</sub>   | XT2 oscillator crystal frequency, mode 0                            | XT2DRIVE <sub>x</sub> = 0, XT2BYPASS = 0 <sup>(3)</sup>  |                 | 4   |     | 8   | MHz  |
| f <sub>XT2,HF1</sub>   | XT2 oscillator crystal frequency, mode 1                            | XT2DRIVE <sub>x</sub> = 1, XT2BYPASS = 0 <sup>(3)</sup>  |                 | 8   |     | 16  | MHz  |
| f <sub>XT2,HF2</sub>   | XT2 oscillator crystal frequency, mode 2                            | XT2DRIVE <sub>x</sub> = 2, XT2BYPASS = 0 <sup>(3)</sup>  |                 | 16  |     | 24  | MHz  |
| f <sub>XT2,HF3</sub>   | XT2 oscillator crystal frequency, mode 3                            | XT2DRIVE <sub>x</sub> = 3, XT2BYPASS = 0 <sup>(3)</sup>  |                 | 24  |     | 32  | MHz  |
| f <sub>XT2,HF_SW</sub> | XT2 oscillator logic-level square-wave input frequency, bypass mode | XT2BYPASS = 1 <sup>(4) (3)</sup>   |                 | 0.7 |     | 32  | MHz  |

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
  - Keep the traces between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
  - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceeded for a given range of operation.
- (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.



## Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

| PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|---|--|-----------------|-----|-----|-----|------|
| O <sub>AHF</sub> Oscillation allowance for HF crystals <sup>(5)</sup>               | XT2DRIVE <sub>x</sub> = 0, XT2BYPASS = 0, f <sub>XT2,HF0</sub> = 6 MHz, C <sub>L,eff</sub> = 15 pF                     | 3.0 V           |     | 450 |     | Ω    |
|   | XT2DRIVE <sub>x</sub> = 1, XT2BYPASS = 0, f <sub>XT2,HF1</sub> = 12 MHz, C <sub>L,eff</sub> = 15 pF                    |                 |     | 320 |     |      |
|   | XT2DRIVE <sub>x</sub> = 2, XT2BYPASS = 0, f <sub>XT2,HF2</sub> = 20 MHz, C <sub>L,eff</sub> = 15 pF                    |                 |     | 200 |     |      |
|   | XT2DRIVE <sub>x</sub> = 3, XT2BYPASS = 0, f <sub>XT2,HF3</sub> = 32 MHz, C <sub>L,eff</sub> = 15 pF                    |                 |     | 200 |     |      |
| t <sub>START,HF</sub> Start-up time   | f <sub>OSC</sub> = 6 MHz, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 0, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF  | 3.0 V           |     | 0.5 |     | ms   |
|   | f <sub>OSC</sub> = 20 MHz, XT2BYPASS = 0, XT2DRIVE <sub>x</sub> = 2, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 15 pF |                 |     | 0.3 |     |      |
| C <sub>L,eff</sub> Integrated effective load capacitance, HF mode <sup>(6)(1)</sup> |  |                 |     | 1   |     | pF   |
| Duty cycle  | Measured at ACLK, f <sub>XT2,HF2</sub> = 20 MHz  |                 | 40% | 50% | 60% |      |
| f <sub>Fault,HF</sub> Oscillator fault frequency <sup>(7)</sup>                     | XT2BYPASS = 1 <sup>(8)</sup>   |                 | 30  |     | 300 | kHz  |

(5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.

(6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

(7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(8) Measured with logic-level input frequency but also applies to operation with crystals.

## 5.18 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS                 | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|--|---------------------------------|-----------------|-----|-----|-----|------|
| f <sub>VLO</sub> VLO frequency   | Measured at ACLK                | 1.8 V to 3.6 V  | 6   | 9.4 | 14  | kHz  |
| df <sub>VLO</sub> /dT VLO frequency temperature drift                  | Measured at ACLK <sup>(1)</sup> | 1.8 V to 3.6 V  |     | 0.5 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> VLO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> | 1.8 V to 3.6 V  |     | 4   |     | %/V  |
| Duty cycle   | Measured at ACLK                | 1.8 V to 3.6 V  | 40% | 50% | 60% |      |

(1) Calculated using the box method: (MAX(−40°C to 85°C) – MIN(−40°C to 85°C)) / MIN(−40°C to 85°C) / (85°C – (−40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

## 5.19 Internal Reference, Low-Frequency Oscillator (REFO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS                    | V <sub>CC</sub>        | MIN            | TYP   | MAX   | UNIT |
|--|------------------------------------|------------------------|----------------|-------|-------|------|
| I <sub>REFO</sub> REFO oscillator current consumption                    | T <sub>A</sub> = 25°C              | 1.8 V to 3.6 V         |                | 3     |       | μA   |
| f <sub>REFO</sub> REFO frequency calibrated                              | Measured at ACLK                   | 1.8 V to 3.6 V         |                | 32768 |       | Hz   |
|  | REFO absolute tolerance calibrated | Full temperature range | 1.8 V to 3.6 V |       | ±3.5% |      |
|  | T <sub>A</sub> = 25°C              | 3 V                    |                |       | ±1.5% |      |
| df <sub>REFO</sub> /dT REFO frequency temperature drift                  | Measured at ACLK <sup>(1)</sup>    | 1.8 V to 3.6 V         |                | 0.01  |       | %/°C |
| df <sub>REFO</sub> /dV <sub>CC</sub> REFO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup>    | 1.8 V to 3.6 V         |                | 1.0   |       | %/V  |
| Duty cycle   | Measured at ACLK                   | 1.8 V to 3.6 V         | 40%            | 50%   | 60%   |      |
| t <sub>START</sub> REFO start-up time                                    | 40%/60% duty cycle                 | 1.8 V to 3.6 V         |                | 25    |       | μs   |

(1) Calculated using the box method: (MAX(−40°C to 85°C) – MIN(−40°C to 85°C)) / MIN(−40°C to 85°C) / (85°C – (−40°C))

(2) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

## 5.20 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER          | TEST CONDITIONS                                      | MIN  | TYP  | MAX  | UNIT  |
|--------------------|--|--|------|------|-------|
| $f_{DCO(0,0)}$     | DCO frequency (0, 0) <sup>(1)</sup>                  | DCORSELx = 0, DCOx = 0, MODx = 0                           | 0.07 | 0.20 | MHz   |
| $f_{DCO(0,31)}$    | DCO frequency (0, 31) <sup>(1)</sup>                 | DCORSELx = 0, DCOx = 31, MODx = 0                          | 0.70 | 1.70 | MHz   |
| $f_{DCO(1,0)}$     | DCO frequency (1, 0) <sup>(1)</sup>                  | DCORSELx = 1, DCOx = 0, MODx = 0                           | 0.15 | 0.36 | MHz   |
| $f_{DCO(1,31)}$    | DCO frequency (1, 31) <sup>(1)</sup>                 | DCORSELx = 1, DCOx = 31, MODx = 0                          | 1.47 | 3.45 | MHz   |
| $f_{DCO(2,0)}$     | DCO frequency (2, 0) <sup>(1)</sup>                  | DCORSELx = 2, DCOx = 0, MODx = 0                           | 0.32 | 0.75 | MHz   |
| $f_{DCO(2,31)}$    | DCO frequency (2, 31) <sup>(1)</sup>                 | DCORSELx = 2, DCOx = 31, MODx = 0                          | 3.17 | 7.38 | MHz   |
| $f_{DCO(3,0)}$     | DCO frequency (3, 0) <sup>(1)</sup>                  | DCORSELx = 3, DCOx = 0, MODx = 0                           | 0.64 | 1.51 | MHz   |
| $f_{DCO(3,31)}$    | DCO frequency (3, 31) <sup>(1)</sup>                 | DCORSELx = 3, DCOx = 31, MODx = 0                          | 6.07 | 14.0 | MHz   |
| $f_{DCO(4,0)}$     | DCO frequency (4, 0) <sup>(1)</sup>                  | DCORSELx = 4, DCOx = 0, MODx = 0                           | 1.3  | 3.2  | MHz   |
| $f_{DCO(4,31)}$    | DCO frequency (4, 31) <sup>(1)</sup>                 | DCORSELx = 4, DCOx = 31, MODx = 0                          | 12.3 | 28.2 | MHz   |
| $f_{DCO(5,0)}$     | DCO frequency (5, 0) <sup>(1)</sup>                  | DCORSELx = 5, DCOx = 0, MODx = 0                           | 2.5  | 6.0  | MHz   |
| $f_{DCO(5,31)}$    | DCO frequency (5, 31) <sup>(1)</sup>                 | DCORSELx = 5, DCOx = 31, MODx = 0                          | 23.7 | 54.1 | MHz   |
| $f_{DCO(6,0)}$     | DCO frequency (6, 0) <sup>(1)</sup>                  | DCORSELx = 6, DCOx = 0, MODx = 0                           | 4.6  | 10.7 | MHz   |
| $f_{DCO(6,31)}$    | DCO frequency (6, 31) <sup>(1)</sup>                 | DCORSELx = 6, DCOx = 31, MODx = 0                          | 39.0 | 88.0 | MHz   |
| $f_{DCO(7,0)}$     | DCO frequency (7, 0) <sup>(1)</sup>                  | DCORSELx = 7, DCOx = 0, MODx = 0                           | 8.5  | 19.6 | MHz   |
| $f_{DCO(7,31)}$    | DCO frequency (7, 31) <sup>(1)</sup>                 | DCORSELx = 7, DCOx = 31, MODx = 0                          | 60   | 135  | MHz   |
| $S_{DCORSEL}$      | Frequency step between range DCORSEL and DCORSEL + 1 | $S_{RSEL} = f_{DCO(DCORSEL+1,DCO)} / f_{DCO(DCORSEL,DCO)}$ | 1.2  | 2.3  | ratio |
| $S_{DCO}$          | Frequency step between tap DCO and DCO + 1           | $S_{DCO} = f_{DCO(DCORSEL,DCO+1)} / f_{DCO(DCORSEL,DCO)}$  | 1.02 | 1.12 | ratio |
|                    | Duty cycle   | Measured at SMCLK  | 40%  | 50%  | 60%   |
| $df_{DCO}/dT$      | DCO frequency temperature drift <sup>(2)</sup>       | $f_{DCO} = 1$ MHz  |      | 0.1  | %/°C  |
| $df_{DCO}/dV_{CC}$ | DCO frequency voltage drift <sup>(3)</sup>           | $f_{DCO} = 1$ MHz  |      | 1.9  | %/V   |

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency,  $f_{DCO}$ , should be set to reside within the range of  $f_{DCO(n,0),MAX} \leq f_{DCO} \leq f_{DCO(n,31),MIN}$ , where  $f_{DCO(n,0),MAX}$  represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and  $f_{DCO(n,31),MIN}$  represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual  $f_{DCO}$  frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- (2) Calculated using the box method:  $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$
- (3) Calculated using the box method:  $(MAX(1.8 \text{ V to } 3.6 \text{ V}) - MIN(1.8 \text{ V to } 3.6 \text{ V})) / MIN(1.8 \text{ V to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$




Figure 5-10. Typical DCO frequency

## 5.21 PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                    |   | TEST CONDITIONS                | MIN  | TYP  | MAX  | UNIT |
|------------------------------|---|--------------------------------|------|------|------|------|
| V(DV <sub>CC</sub> _BOR_IT-) | BOR <sub>H</sub> on voltage, DV <sub>CC</sub> falling level                   | dDV <sub>CC</sub> /dt  < 3 V/s |      |      | 1.45 | V    |
| V(DV <sub>CC</sub> _BOR_IT+) | BOR <sub>H</sub> off voltage, DV <sub>CC</sub> rising level                   | dDV <sub>CC</sub> /dt  < 3 V/s | 0.80 | 1.30 | 1.50 | V    |
| V(DV <sub>CC</sub> _BOR_hys) | BOR <sub>H</sub> hysteresis   |                                | 60   |      | 250  | mV   |
| t <sub>RESET</sub>           | Pulse duration required at $\overline{\text{RST}}$ /NMI pin to accept a reset |                                | 2    |      |      | μs   |

## 5.22 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                |  | TEST CONDITIONS                  | MIN | TYP  | MAX | UNIT |
|--------------------------|--|----------------------------------|-----|------|-----|------|
| V <sub>CORE3</sub> (AM)  | Core voltage, active mode, PMMCOREV = 3      | 2.4 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.90 |     | V    |
| V <sub>CORE2</sub> (AM)  | Core voltage, active mode, PMMCOREV = 2      | 2.2 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.80 |     | V    |
| V <sub>CORE1</sub> (AM)  | Core voltage, active mode, PMMCOREV = 1      | 2.0 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.60 |     | V    |
| V <sub>CORE0</sub> (AM)  | Core voltage, active mode, PMMCOREV = 0      | 1.8 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.40 |     | V    |
| V <sub>CORE3</sub> (LPM) | Core voltage, low-current mode, PMMCOREV = 3 | 2.4 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.94 |     | V    |
| V <sub>CORE2</sub> (LPM) | Core voltage, low-current mode, PMMCOREV = 2 | 2.2 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.84 |     | V    |
| V <sub>CORE1</sub> (LPM) | Core voltage, low-current mode, PMMCOREV = 1 | 2.0 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.64 |     | V    |
| V <sub>CORE0</sub> (LPM) | Core voltage, low-current mode, PMMCOREV = 0 | 1.8 V ≤ DV <sub>CC</sub> ≤ 3.6 V |     | 1.44 |     | V    |

### 5.23 PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |   | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|------------------------|---|--|------|------|------|------|
| $I_{(SVSH)}$           | SVS current consumption                           | SVSHE = 0, DV <sub>CC</sub> = 3.6 V                      | 0    |      |      | nA   |
|                        |   | SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 0          | 200  |      |      |      |
|                        |   | SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 1          | 1.5  |      |      | μA   |
| $V_{(SVSH\_IT-)}$      | SVS <sub>H</sub> on voltage level <sup>(1)</sup>  | SVSHE = 1, SVSHRVL = 0                                   | 1.57 | 1.68 | 1.78 | V    |
|                        |   | SVSHE = 1, SVSHRVL = 1                                   | 1.79 | 1.88 | 1.98 |      |
|                        |   | SVSHE = 1, SVSHRVL = 2                                   | 1.98 | 2.08 | 2.21 |      |
|                        |   | SVSHE = 1, SVSHRVL = 3                                   | 2.10 | 2.18 | 2.31 |      |
| $V_{(SVSH\_IT+)}$      | SVS <sub>H</sub> off voltage level <sup>(1)</sup> | SVSHE = 1, SVSMHRRL = 0                                  | 1.62 | 1.74 | 1.85 | V    |
|                        |   | SVSHE = 1, SVSMHRRL = 1                                  | 1.88 | 1.94 | 2.07 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 2                                  | 2.07 | 2.14 | 2.28 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 3                                  | 2.20 | 2.30 | 2.42 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 4                                  | 2.32 | 2.40 | 2.55 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 5                                  | 2.52 | 2.70 | 2.88 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 6                                  | 2.90 | 3.10 | 3.23 |      |
|                        |   | SVSHE = 1, SVSMHRRL = 7                                  | 2.90 | 3.10 | 3.23 |      |
| $t_{pd(SVSH)}$         | SVS <sub>H</sub> propagation delay                | SVSHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/μs, SVSHFP = 1 | 2.5  |      |      | μs   |
|                        |   | SVSHE = 1, dV <sub>DVCC</sub> /dt = 1 mV/μs, SVSHFP = 0  | 20   |      |      |      |
| $t_{(SVSH)}$           | SVS <sub>H</sub> on or off delay time             | SVSHE = 0 → 1, SVSHFP = 1                                | 12.5 |      |      | μs   |
|                        |   | SVSHE = 0 → 1, SVSHFP = 0                                | 100  |      |      |      |
| dV <sub>DVCC</sub> /dt | DV <sub>CC</sub> rise time                        |  | 0    |      | 1000 | V/s  |

(1) The SVS<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208](#)) on recommended settings and use.

### 5.24 PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |   | TEST CONDITIONS  | MIN  | TYP  | MAX  | UNIT |
|----------------|---|--|------|------|------|------|
| $I_{(SVMH)}$   | SVM <sub>H</sub> current consumption                    | SVMHE = 0, DV <sub>CC</sub> = 3.6 V                      | 0    |      |      | nA   |
|                |   | SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 0          | 200  |      |      |      |
|                |   | SVMHE = 1, DV <sub>CC</sub> = 3.6 V, SVMHFP = 1          | 1.5  |      |      | μA   |
| $V_{(SVMH)}$   | SVM <sub>H</sub> on or off voltage level <sup>(1)</sup> | SVMHE = 1, SVSMHRRL = 0                                  | 1.62 | 1.74 | 1.85 | V    |
|                |   | SVMHE = 1, SVSMHRRL = 1                                  | 1.88 | 1.94 | 2.07 |      |
|                |   | SVMHE = 1, SVSMHRRL = 2                                  | 2.07 | 2.14 | 2.28 |      |
|                |   | SVMHE = 1, SVSMHRRL = 3                                  | 2.20 | 2.30 | 2.42 |      |
|                |   | SVMHE = 1, SVSMHRRL = 4                                  | 2.32 | 2.40 | 2.55 |      |
|                |   | SVMHE = 1, SVSMHRRL = 5                                  | 2.52 | 2.70 | 2.88 |      |
|                |   | SVMHE = 1, SVSMHRRL = 6                                  | 2.90 | 3.10 | 3.23 |      |
|                |   | SVMHE = 1, SVSMHRRL = 7                                  | 2.90 | 3.10 | 3.23 |      |
|                |   | SVMHE = 1, SVMHOVPE = 1                                  | 3.75 |      |      |      |
| $t_{pd(SVMH)}$ | SVM <sub>H</sub> propagation delay                      | SVMHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/μs, SVMHFP = 1 | 2.5  |      |      | μs   |
|                |   | SVMHE = 1, dV <sub>DVCC</sub> /dt = 1 mV/μs, SVMHFP = 0  | 20   |      |      |      |
| $t_{(SVMH)}$   | SVM <sub>H</sub> on or off delay time                   | SVMHE = 0 → 1, SVMHFP = 1                                | 12.5 |      |      | μs   |
|                |   | SVMHE = 0 → 1, SVMHFP = 0                                | 100  |      |      |      |

(1) The SVM<sub>H</sub> settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208](#)) on recommended settings and use.

## 5.25 PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |                                       | TEST CONDITIONS  | MIN  | TYP | MAX           | UNIT |
|----------------|---------------------------------------|--|------|-----|---------------|------|
| $I_{(SVSL)}$   | SVS <sub>L</sub> current consumption  | SVSLE = 0, PMMCOREV = 2  | 0    |     | nA            |      |
|                |                                       | SVSLE = 1, PMMCOREV = 2, SVSLFP = 0                                    | 200  |     |               |      |
|                |                                       | SVSLE = 1, PMMCOREV = 2, SVSLFP = 1                                    | 1.5  |     |               |      |
| $t_{pd(SVSL)}$ | SVS <sub>L</sub> propagation delay    | SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSLFP = 1     | 2.5  |     | $\mu\text{s}$ |      |
|                |                                       | SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSLFP = 0      | 20   |     |               |      |
| $t_{(SVSL)}$   | SVS <sub>L</sub> on or off delay time | SVSLE = 0 → 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVSLFP = 1 | 12.5 |     | $\mu\text{s}$ |      |
|                |                                       | SVSLE = 0 → 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVSLFP = 0  | 100  |     |               |      |

## 5.26 PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER       |                                       | TEST CONDITIONS   | MIN  | TYP | MAX           | UNIT |
|-----------------|---------------------------------------|---|------|-----|---------------|------|
| $I_{(SVM_L)}$   | SVM <sub>L</sub> current consumption  | SVMLE = 0, PMMCOREV = 2   | 0    |     | nA            |      |
|                 |                                       | SVMLE = 1, PMMCOREV = 2, SVM_LFP = 0                                    | 200  |     |               |      |
|                 |                                       | SVMLE = 1, PMMCOREV = 2, SVM_LFP = 1                                    | 1.5  |     |               |      |
| $t_{pd(SVM_L)}$ | SVM <sub>L</sub> propagation delay    | SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVM_LFP = 1     | 2.5  |     | $\mu\text{s}$ |      |
|                 |                                       | SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVM_LFP = 0      | 20   |     |               |      |
| $t_{(SVM_L)}$   | SVM <sub>L</sub> on or off delay time | SVMLE = 0 → 1, $dV_{CORE}/dt = 10 \text{ mV}/\mu\text{s}$ , SVM_LFP = 1 | 12.5 |     | $\mu\text{s}$ |      |
|                 |                                       | SVMLE = 0 → 1, $dV_{CORE}/dt = 1 \text{ mV}/\mu\text{s}$ , SVM_LFP = 0  | 100  |     |               |      |

## 5.27 Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                  |  | TEST CONDITIONS   | MIN   | TYP | MAX | UNIT          |
|----------------------------|--|---|---|-----|-----|---------------|
| $t_{\text{WAKE-UP-FAST}}$  | Wake-up time from LPM2, LPM3, or LPM4 to active mode <sup>(1)</sup>                  | PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 1 | $f_{\text{MCLK}} \geq 4.0 \text{ MHz}$                | 3.5 | 7.5 | $\mu\text{s}$ |
|                            |  |   | $1.0 \text{ MHz} < f_{\text{MCLK}} < 4.0 \text{ MHz}$ | 4.5 | 9   |               |
| $t_{\text{WAKE-UP-SLOW}}$  | Wake-up time from LPM2, LPM3 or LPM4 to active mode <sup>(2)</sup>                   | PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0 |   | 150 | 165 | $\mu\text{s}$ |
| $t_{\text{WAKE-UP-LPM5}}$  | Wake-up time from LPM4.5 to active mode <sup>(3)</sup>                               |   |   | 2   | 3   | ms            |
| $t_{\text{WAKE-UP-RESET}}$ | Wake-up time from $\overline{\text{RST}}$ or BOR event to active mode <sup>(3)</sup> |   |   | 2   | 3   | ms            |

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS<sub>L</sub>) and low-side monitor (SVM<sub>L</sub>). Fastest wake-up times are possible with SVS<sub>L</sub> and SVM<sub>L</sub> in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS<sub>L</sub> and SVM<sub>L</sub> while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)*.
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS<sub>L</sub>) and low-side monitor (SVM<sub>L</sub>). In this case, the SVS<sub>L</sub> and SVM<sub>L</sub> are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS<sub>L</sub> and SVM<sub>L</sub> while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)*.
- (3) This value represents the time from the wake-up event to the reset vector execution.

### 5.28 Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |                               | TEST CONDITIONS   | V <sub>CC</sub> | MIN | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|------|
| f <sub>TA</sub>     | Timer_A input clock frequency | Internal: SMCLK, ACLK,<br>External: TACLK,<br>Duty cycle = 50% ±10% | 1.8 V,<br>3.0 V |     | 25  | MHz  |
| t <sub>TA,cap</sub> | Timer_A capture timing        | All capture inputs,<br>Minimum pulse duration required for capture  | 1.8 V,<br>3.0 V | 20  |     | ns   |

### 5.29 Timer\_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |                               | TEST CONDITIONS   | V <sub>CC</sub> | MIN | MAX | UNIT |
|---------------------|-------------------------------|---|-----------------|-----|-----|------|
| f <sub>TB</sub>     | Timer_B input clock frequency | Internal: SMCLK, ACLK,<br>External: TBCLK,<br>Duty cycle = 50% ±10% | 1.8 V,<br>3.0 V |     | 25  | MHz  |
| t <sub>TB,cap</sub> | Timer_B capture timing        | All capture inputs,<br>Minimum pulse duration required for capture  | 1.8 V,<br>3.0 V | 20  |     | ns   |

### 5.30 USCI (UART Mode) Recommended Operating Conditions

| PARAMETER           |   | TEST CONDITIONS  | MIN | MAX                 | UNIT |
|---------------------|---|--|-----|---------------------|------|
| f <sub>USCI</sub>   | USCI input clock frequency                            | Internal: SMCLK, ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |     | f <sub>SYSTEM</sub> | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency<br>(equals baud rate in MBaud) |  |     | 1                   | MHz  |

### 5.31 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |   | V <sub>CC</sub> | MIN | MAX | UNIT |
|----------------|---|-----------------|-----|-----|------|
| t <sub>r</sub> | UART receive deglitch time <sup>(1)</sup> | 2.2 V           | 50  | 600 | ns   |
|                |   | 3 V             | 50  | 600 |      |

(1) Pulses on the UART receive input (UCxRX) that are shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

### 5.32 USCI (SPI Master Mode) Recommended Operating Conditions

| PARAMETER         |                            | CONDITIONS                                     | MIN | MAX                 | UNIT |
|-------------------|----------------------------|--|-----|---------------------|------|
| f <sub>USCI</sub> | USCI input clock frequency | Internal: SMCLK, ACLK<br>Duty cycle = 50% ±10% |     | f <sub>SYSTEM</sub> | MHz  |

### 5.33 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)  
(see Note <sup>(1)</sup>, [Figure 5-11](#) and [Figure 5-12](#))

| PARAMETER             |  | TEST CONDITIONS  | V <sub>CC</sub> | MIN | MAX                 | UNIT |
|-----------------------|--|--|-----------------|-----|---------------------|------|
| f <sub>USCI</sub>     | USCI input clock frequency                 | SMCLK, ACLK,<br>Duty cycle = 50% ±10%                            |                 |     | f <sub>SYSTEM</sub> | MHz  |
| t <sub>SU,MI</sub>    | SOMI input data setup time                 | PMMCOREV = 0   | 1.8 V           | 55  | ns                  |      |
|                       |  |  | 3.0 V           | 38  |                     |      |
|                       |  | PMMCOREV = 3   | 2.4 V           | 30  |                     |      |
|                       |  |  | 3.0 V           | 25  |                     |      |
| t <sub>HD,MI</sub>    | SOMI input data hold time                  | PMMCOREV = 0   | 1.8 V           | 0   | ns                  |      |
|                       |  |  | 3.0 V           | 0   |                     |      |
|                       |  | PMMCOREV = 3   | 2.4 V           | 0   |                     |      |
|                       |  |  | 3.0 V           | 0   |                     |      |
| t <sub>VALID,MO</sub> | SIMO output data valid time <sup>(2)</sup> | UCLK edge to SIMO valid,<br>C <sub>L</sub> = 20 pF, PMMCOREV = 0 | 1.8 V           | 20  | ns                  |      |
|                       |  |  | 3.0 V           | 18  |                     |      |
|                       |  | UCLK edge to SIMO valid,<br>C <sub>L</sub> = 20 pF, PMMCOREV = 3 | 2.4 V           | 16  |                     |      |
|                       |  |  | 3.0 V           | 15  |                     |      |
| t <sub>HD,MO</sub>    | SIMO output data hold time <sup>(3)</sup>  | C <sub>L</sub> = 20 pF, PMMCOREV = 0                             | 1.8 V           | -10 | ns                  |      |
|                       |  |  | 3.0 V           | -8  |                     |      |
|                       |  | C <sub>L</sub> = 20 pF, PMMCOREV = 3                             | 2.4 V           | -10 |                     |      |
|                       |  |  | 3.0 V           | -8  |                     |      |

(1) f<sub>UCXCLK</sub> = 1/2t<sub>LO/HI</sub> with t<sub>LO/HI</sub> ≥ max(t<sub>VALID,MO</sub>(USCI) + t<sub>SU,SI</sub>(Slave), t<sub>SU,MI</sub>(USCI) + t<sub>VALID,SO</sub>(Slave)).

For the slave parameters t<sub>SU,SI</sub>(Slave) and t<sub>VALID,SO</sub>(Slave), see the SPI parameters of the attached slave.

(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-11](#) and [Figure 5-12](#).

(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in [Figure 5-11](#) and [Figure 5-12](#).




Figure 5-11. SPI Master Mode, CKPH = 0




Figure 5-12. SPI Master Mode, CKPH = 1



### 5.34 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)  
(see Note <sup>(1)</sup>, [Figure 5-13](#) and [Figure 5-14](#))

| PARAMETER             |   | TEST CONDITIONS  | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------|---|--|-----------------|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE low to clock                   | PMMCOREV = 0   | 1.8 V           | 11  | ns  |      |
|                       |   |  | 3.0 V           | 8   |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 7   |     |      |
|                       |   |  | 3.0 V           | 6   |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE high              | PMMCOREV = 0   | 1.8 V           | 3   | ns  |      |
|                       |   |  | 3.0 V           | 3   |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 3   |     |      |
|                       |   |  | 3.0 V           | 3   |     |      |
| t <sub>STE,ACC</sub>  | STE access time, STE low to SOMI data out         | PMMCOREV = 0   | 1.8 V           | 66  | ns  |      |
|                       |   |  | 3.0 V           | 50  |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 36  |     |      |
|                       |   |  | 3.0 V           | 30  |     |      |
| t <sub>STE,DIS</sub>  | STE disable time, STE high to SOMI high impedance | PMMCOREV = 0   | 1.8 V           | 30  | ns  |      |
|                       |   |  | 3.0 V           | 23  |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 16  |     |      |
|                       |   |  | 3.0 V           | 13  |     |      |
| t <sub>SU,SI</sub>    | SIMO input data setup time                        | PMMCOREV = 0   | 1.8 V           | 5   | ns  |      |
|                       |   |  | 3.0 V           | 5   |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 2   |     |      |
|                       |   |  | 3.0 V           | 2   |     |      |
| t <sub>HD,SI</sub>    | SIMO input data hold time                         | PMMCOREV = 0   | 1.8 V           | 5   | ns  |      |
|                       |   |  | 3.0 V           | 5   |     |      |
|                       |   | PMMCOREV = 3   | 2.4 V           | 5   |     |      |
|                       |   |  | 3.0 V           | 5   |     |      |
| t <sub>VALID,SO</sub> | SOMI output data valid time <sup>(2)</sup>        | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF, PMMCOREV = 0 | 1.8 V           | 76  | ns  |      |
|                       |   |  | 3.0 V           | 60  |     |      |
|                       |   | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF, PMMCOREV = 3 | 2.4 V           | 44  |     |      |
|                       |   |  | 3.0 V           | 40  |     |      |
| t <sub>HD,SO</sub>    | SOMI output data hold time <sup>(3)</sup>         | C <sub>L</sub> = 20 pF, PMMCOREV = 0                             | 1.8 V           | 18  | ns  |      |
|                       |   |  | 3.0 V           | 12  |     |      |
|                       |   | C <sub>L</sub> = 20 pF, PMMCOREV = 3                             | 2.4 V           | 10  |     |      |
|                       |   |  | 3.0 V           | 8   |     |      |

- (1)  $t_{UCXCLK} = 1/2(t_{LO/Hi} \text{ with } t_{LO/Hi} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)})$ .  
For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$  refer to the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-13](#) and [Figure 5-14](#).
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-13](#) and [Figure 5-14](#).




Figure 5-13. SPI Slave Mode, CKPH = 0




Figure 5-14. SPI Slave Mode, CKPH = 1

### 5.35 USCI (I<sup>2</sup>C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 5-15](#))

| PARAMETER           | TEST CONDITIONS                                     | V <sub>CC</sub>  | MIN          | MAX                 | UNIT |
|---------------------|---|--|--------------|---------------------|------|
| f <sub>USCI</sub>   | USCI input clock frequency                          | Internal: SMCLK, ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |              | f <sub>SYSTEM</sub> | MHz  |
| f <sub>SCL</sub>    | SCL clock frequency                                 |  | 2.2 V, 3 V   | 0 400               | kHz  |
| t <sub>HD,STA</sub> | Hold time (repeated) START                          | f <sub>SCL</sub> ≤ 100 kHz<br>f <sub>SCL</sub> > 100 kHz           | 2.2 V, 3 V   | 4.0<br>0.6          | μs   |
| t <sub>SU,STA</sub> | Setup time for a repeated START                     | f <sub>SCL</sub> ≤ 100 kHz<br>f <sub>SCL</sub> > 100 kHz           | 2.2 V, 3 V   | 4.7<br>0.6          | μs   |
| t <sub>HD,DAT</sub> | Data hold time                                      |  | 2.2 V, 3 V   | 0                   | ns   |
| t <sub>SU,DAT</sub> | Data setup time                                     |  | 2.2 V, 3 V   | 250                 | ns   |
| t <sub>SU,STO</sub> | Setup time for STOP                                 | f <sub>SCL</sub> ≤ 100 kHz<br>f <sub>SCL</sub> > 100 kHz           | 2.2 V, 3 V   | 4.0<br>0.6          | μs   |
| t <sub>SP</sub>     | Pulse duration of spikes suppressed by input filter |  | 2.2 V<br>3 V | 50 600<br>50 600    | ns   |




Figure 5-15. I<sup>2</sup>C Mode Timing

### 5.36 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER            |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX              | UNIT |
|----------------------|--|---|-----------------|-----|-----|------------------|------|
| AV <sub>CC</sub>     | Analog supply voltage                                      | AVCC and DVCC are connected together, AVSS and DVSS are connected together, V <sub>(AVSS)</sub> = V <sub>(DVSS)</sub> = 0 V |                 | 2.2 |     | 3.6              | V    |
| V <sub>(Ax)</sub>    | Analog input voltage range <sup>(2)</sup>                  | All ADC12 analog input pins Ax  |                 | 0   |     | AV <sub>CC</sub> | V    |
| I <sub>ADC12_A</sub> | Operating supply current into AVCC terminal <sup>(3)</sup> | f <sub>ADC12CLK</sub> = 5.0 MHz <sup>(4)</sup>  | 2.2 V           |     | 125 | 155              | μA   |
|                      |  |   | 3 V             |     | 150 | 220              |      |
| C <sub>I</sub>       | Input capacitance  | Only one terminal Ax can be selected at one time  | 2.2 V           |     | 20  | 25               | pF   |
| R <sub>I</sub>       | Input MUX ON-resistance                                    | 0 V ≤ V <sub>Ax</sub> ≤ AVCC  |                 | 10  | 200 | 1900             | Ω    |

- (1) The leakage current is specified by the digital I/O input leakage.
- (2) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See Section 5.41 and Section 5.42.
- (3) The internal reference supply current is not included in current consumption parameter I<sub>ADC12\_A</sub>.
- (4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0.

### 5.37 12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN  | TYP | MAX | UNIT |
|-----------------------|--|---|-----------------|------|-----|-----|------|
| f <sub>ADC12CLK</sub> | ADC conversion clock                     | For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference. <sup>(1)</sup>                | 2.2 V, 3 V      | 0.45 | 4.8 | 5.0 | MHz  |
|                       |  | For specified performance of ADC12 linearity parameters using the internal reference. <sup>(2)</sup>  |                 | 0.45 | 2.4 | 4.0 |      |
|                       |  | For specified performance of ADC12 linearity parameters using the internal reference. <sup>(3)</sup>  |                 | 0.45 | 2.4 | 2.7 |      |
| f <sub>ADC12OSC</sub> | Internal ADC12 oscillator <sup>(4)</sup> | ADC12DIV = 0, f <sub>ADC12CLK</sub> = f <sub>ADC12OSC</sub>   | 2.2 V, 3 V      | 4.2  | 4.8 | 5.4 | MHz  |
| t <sub>CONVERT</sub>  | Conversion time                          | REFON = 0, Internal oscillator, ADC12OSC used for ADC conversion clock  | 2.2 V, 3 V      | 2.4  |     | 3.1 | μs   |
|                       |  | External f <sub>ADC12CLK</sub> from ACLK, MCLK, or SMCLK, ADC12SSEL ≠ 0   |                 |      | (5) |     |      |
| t <sub>Sample</sub>   | Sampling time                            | R <sub>S</sub> = 400 Ω, R <sub>I</sub> = 1000 Ω, C <sub>I</sub> = 20 pF, T = [R <sub>S</sub> + R <sub>I</sub> ] × C <sub>I</sub> <sup>(6)</sup> | 2.2 V, 3 V      | 1000 |     |     | ns   |

- (1) REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f<sub>ADC12CLK</sub> maximum of 5.0 MHz.
- (2) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1
- (3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.
- (4) The ADC12OSC is sourced directly from MODOSC inside the UCS.
- (5) 13 × ADC12DIV × 1/f<sub>ADC12CLK</sub>
- (6) Approximately 10 Tau (τ) are needed to get an error of less than ±0.5 LSB:  
t<sub>Sample</sub> = ln(2<sup>n+1</sup>) × (R<sub>S</sub> + R<sub>I</sub>) × C<sub>I</sub> + 800 ns, where n = ADC resolution = 12, R<sub>S</sub> = external source resistance

### 5.38 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |   | TEST CONDITIONS                      | V <sub>CC</sub> | MIN | TYP  | MAX  | UNIT |
|----------------|---|--------------------------------------|-----------------|-----|------|------|------|
| E <sub>I</sub> | Integral linearity error <sup>(1)</sup>     | 1.4 V ≤ dVREF ≤ 1.6 V <sup>(2)</sup> | 2.2 V, 3 V      |     |      | ±2.0 | LSB  |
|                |   | 1.6 V < dVREF <sup>(2)</sup>         |                 |     |      | ±1.7 |      |
| E <sub>D</sub> | Differential linearity error <sup>(1)</sup> | <sup>(2)</sup>                       | 2.2 V, 3 V      |     |      | ±1.0 | LSB  |
| E <sub>O</sub> | Offset error <sup>(3)</sup>                 | dVREF ≤ 2.2 V <sup>(2)</sup>         | 2.2 V, 3 V      |     | ±1.0 | ±2.0 | LSB  |
|                |   | dVREF > 2.2 V <sup>(2)</sup>         | 2.2 V, 3 V      |     | ±1.0 | ±2.0 |      |
| E <sub>G</sub> | Gain error <sup>(3)</sup>                   | <sup>(2)</sup>                       | 2.2 V, 3 V      |     | ±1.0 | ±2.0 | LSB  |
| E <sub>T</sub> | Total unadjusted error                      | dVREF ≤ 2.2 V <sup>(2)</sup>         | 2.2 V, 3 V      |     | ±1.4 | ±3.5 | LSB  |
|                |   | dVREF > 2.2 V <sup>(2)</sup>         | 2.2 V, 3 V      |     | ±1.4 | ±3.5 |      |

(1) Parameters are derived using the histogram method.

(2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V<sub>R+</sub> – V<sub>R-</sub>, V<sub>R+</sub> < AVCC, V<sub>R-</sub> > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current. See also the *MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)*.

(3) Parameters are derived using a best fit curve.

### 5.39 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER      |   | TEST CONDITIONS <sup>(1)</sup> |                                 | V <sub>CC</sub> | MIN | TYP | MAX                  | UNIT |      |
|----------------|---|--------------------------------|---------------------------------|-----------------|-----|-----|----------------------|------|------|
| E <sub>I</sub> | Integral linearity error <sup>(2)</sup>     | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 4.0 MHz | 2.2 V, 3 V      |     |     | ±1.7                 | LSB  |      |
|                |   | ADC12SR = 0, REFOUT = 0        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | ±2.5                 |      |      |
| E <sub>D</sub> | Differential linearity error <sup>(2)</sup> | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 4.0 MHz | 2.2 V, 3 V      |     |     | -1.0                 | LSB  |      |
|                |   | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | -1.0                 |      | +1.0 |
|                |   | ADC12SR = 0, REFOUT = 0        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | -1.0                 |      | +2.5 |
| E <sub>O</sub> | Offset error <sup>(3)</sup>                 | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 4.0 MHz | 2.2 V, 3 V      |     |     | ±2.0                 | LSB  |      |
|                |   | ADC12SR = 0, REFOUT = 0        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | ±2.0                 |      | ±4.0 |
| E <sub>G</sub> | Gain error <sup>(3)</sup>                   | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 4.0 MHz | 2.2 V, 3 V      |     |     | ±1.0                 | LSB  |      |
|                |   | ADC12SR = 0, REFOUT = 0        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | ±1.5% <sup>(4)</sup> |      | VREF |
| E <sub>T</sub> | Total unadjusted error                      | ADC12SR = 0, REFOUT = 1        | f <sub>ADC12CLK</sub> ≤ 4.0 MHz | 2.2 V, 3 V      |     |     | ±2                   | LSB  |      |
|                |   | ADC12SR = 0, REFOUT = 0        | f <sub>ADC12CLK</sub> ≤ 2.7 MHz |                 |     |     | ±1.5% <sup>(4)</sup> |      | VREF |

(1) The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V<sub>R+</sub> – V<sub>R-</sub>.

(2) Parameters are derived using the histogram method.

(3) Parameters are derived using a best fit curve.

(4) The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12\_A is not available on a pin.

### 5.40 12-Bit ADC, Temperature Sensor and Built-In $V_{MID}$ <sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER            |   | TEST CONDITIONS   | $V_{CC}$   | MIN  | TYP | MAX  | UNIT           |
|----------------------|---|---|------------|------|-----|------|----------------|
| $V_{SENSOR}$         | See <sup>(2)</sup>  | ADC12ON = 1, INCH = 0Ah,<br>$T_A = 0^\circ C$                       | 2.2 V      | 680  |     |      | mV             |
|                      |   |   | 3 V        | 680  |     |      |                |
| $TC_{SENSOR}$        |   | ADC12ON = 1, INCH = 0Ah   | 2.2 V      | 2.25 |     |      | mV/ $^\circ C$ |
|                      |   |   | 3 V        | 2.25 |     |      |                |
| $t_{SENSOR(sample)}$ | Sample time required if channel 10 is selected <sup>(3)</sup> | ADC12ON = 1, INCH = 0Ah,<br>Error of conversion result $\leq 1$ LSB | 2.2 V      | 100  |     |      | $\mu s$        |
|                      |   |   | 3 V        | 100  |     |      |                |
| $V_{MID}$            | $AV_{CC}$ divider at channel 11,<br>$V_{AVCC}$ factor         | ADC12ON = 1, INCH = 0Bh   |            | 0.48 | 0.5 | 0.52 | $V_{AVCC}$     |
|                      | $AV_{CC}$ divider at channel 11                               | ADC12ON = 1, INCH = 0Bh   | 2.2 V      | 1.06 | 1.1 | 1.14 | V              |
|                      |   |   | 3 V        | 1.44 | 1.5 | 1.56 |                |
| $t_{VMID(sample)}$   | Sample time required if channel 11 is selected <sup>(4)</sup> | ADC12ON = 1, INCH = 0Bh,<br>Error of conversion result $\leq 1$ LSB | 2.2 V, 3 V | 1000 |     |      | ns             |

- (1) The temperature sensor is provided by the REF module. See the REF module parametric  $I_{REF+}$  regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for  $30^\circ C \pm 3^\circ C$  and  $85^\circ C \pm 3^\circ C$  for each of the available reference voltage levels. The sensor voltage can be computed as  $V_{SENSE} = TC_{SENSOR} \times (\text{Temperature}, ^\circ C) + V_{SENSOR}$ , where  $TC_{SENSOR}$  and  $V_{SENSOR}$  can be computed from the calibration values for higher accuracy. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).
- (3) The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ .
- (4) The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.




Figure 5-16. Typical Temperature Sensor Voltage

## 5.41 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER   |   | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX              | UNIT |
|---|---|---|-----------------|-----|-----|------------------|------|
| V <sub>eREF+</sub>  | Positive external reference voltage input     | V <sub>eREF+</sub> > V <sub>REF</sub> - V <sub>eREF-</sub> <sup>(2)</sup>   |                 | 1.4 |     | AV <sub>CC</sub> | V    |
| V <sub>REF</sub> - V <sub>eREF-</sub>                         | Negative external reference voltage input     | V <sub>eREF+</sub> > V <sub>REF</sub> - V <sub>eREF-</sub> <sup>(3)</sup>   |                 | 0   |     | 1.2              | V    |
| (V <sub>eREF+</sub> - V <sub>REF</sub> - V <sub>eREF-</sub> ) | Differential external reference voltage input | V <sub>eREF+</sub> > V <sub>REF</sub> - V <sub>eREF-</sub> <sup>(4)</sup>   |                 | 1.4 |     | AV <sub>CC</sub> | V    |
| I <sub>vREF+</sub> ,<br>I <sub>vREF- - vREF-</sub>            | Static input current                          | 1.4 V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub> ,<br>V <sub>eREF-</sub> = 0 V, f <sub>ADC12CLK</sub> = 5 MHz,<br>ADC12SHTx = 1h,<br>Conversion rate 200 ksps | 2.2 V, 3 V      | -26 |     | 26               | μA   |
|   |   | 1.4 V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub> ,<br>V <sub>eREF-</sub> = 0 V, f <sub>ADC12CLK</sub> = 5 MHz,<br>ADC12SHTx = 8h,<br>Conversion rate 20 ksps  | 2.2 V, 3 V      | -1  |     | 1                |      |
| C <sub>vREF+/-</sub>  | Capacitance at VREF+ or VREF- terminals       | (5)   |                 | 10  |     |                  | μF   |

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C<sub>i</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12\_A. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).

## 5.42 REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             |  | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP  | MAX   | UNIT |
|-----------------------|--|--|-----------------|------|------|-------|------|
| V <sub>REF+</sub>     | Positive built-in reference voltage output                                 | REFVSEL = {2} for 2.5 V,<br>REFON = REFOUT = 1, I <sub>vREF+</sub> = 0 A | 3 V             | 2.50 |      | ±1.5% | V    |
|                       |  | REFVSEL = {1} for 2.0 V,<br>REFON = REFOUT = 1, I <sub>vREF+</sub> = 0 A | 3 V             | 1.98 |      | ±1.5% |      |
|                       |  | REFVSEL = {0} for 1.5 V,<br>REFON = REFOUT = 1, I <sub>vREF+</sub> = 0 A | 2.2 V, 3 V      | 1.49 |      | ±1.5% |      |
| AV <sub>CC(min)</sub> | AV <sub>CC</sub> minimum voltage, Positive built-in reference active       | REFVSEL = {0} for 1.5 V  |                 | 2.2  |      |       | V    |
|                       |  | REFVSEL = {1} for 2.0 V  |                 | 2.3  |      |       |      |
|                       |  | REFVSEL = {2} for 2.5 V  |                 | 2.8  |      |       |      |
| I <sub>REF+</sub>     | Operating supply current into AV <sub>CC</sub> terminal <sup>(2) (3)</sup> | ADC12SR = 1, REFON = 1, REFOUT = 0,<br>REFBURST = 0                      | 3 V             |      | 70   | 100   | μA   |
|                       |  | ADC12SR = 1, REFON = 1, REFOUT = 1,<br>REFBURST = 0                      | 3 V             |      | 0.45 | 0.75  | mA   |
|                       |  | ADC12SR = 0, REFON = 1, REFOUT = 0,<br>REFBURST = 0                      | 3 V             |      | 210  | 310   | μA   |
|                       |  | ADC12SR = 0, REFON = 1, REFOUT = 1,<br>REFBURST = 0                      | 3 V             |      | 0.95 | 1.7   | mA   |

- (1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the VREF+ terminal. When REFOUT = 1, the reference is available at the VREF+ terminal and is used as the reference for the conversion and uses the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and uses the smaller buffer.
- (2) The internal reference current is supplied from the AV<sub>CC</sub> terminal. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- (3) The temperature sensor is provided by the REF module. Its current is supplied from the AV<sub>CC</sub> terminal and is equivalent to I<sub>REF+</sub> with REFON = 1 and REFOUT = 0.

## REF, Built-In Reference (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER             |  | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP | MAX  | UNIT   |
|-----------------------|--|---|-----------------|-----|-----|------|--------|
| I <sub>L(VREF+)</sub> | Load-current regulation, VREF+ terminal <sup>(4)</sup>       | REFVSEL = {0, 1, 2},<br>I <sub>VREF+</sub> = +10 μA, -1000 μA<br>AV <sub>CC</sub> = AV <sub>CC(min)</sub> for each reference level,<br>REFVSEL = {0, 1, 2}, REFON = REFOUT = 1            |                 |     |     | 2500 | μV/mA  |
| C <sub>VREF+</sub>    | Capacitance at VREF+ terminals                               | REFON = REFOUT = 1  |                 | 20  |     | 100  | pF     |
| TC <sub>VREF+</sub>   | Temperature coefficient of built-in reference <sup>(5)</sup> | I <sub>VREF+</sub> = 0 A,<br>REFVSEL = {0, 1, 2}, REFON = 1,<br>REFOUT = 0 or 1   |                 |     | 30  | 50   | ppm/°C |
| PSRR <sub>DC</sub>    | Power supply rejection ratio (DC)                            | AV <sub>CC</sub> = AV <sub>CC(min)</sub> to AV <sub>CC(max)</sub> , T <sub>A</sub> = 25°C,<br>REFVSEL = {0, 1, 2}, REFON = 1,<br>REFOUT = 0 or 1  |                 |     | 120 | 300  | μV/V   |
| PSRR <sub>AC</sub>    | Power supply rejection ratio (AC)                            | AV <sub>CC</sub> = AV <sub>CC(min)</sub> to AV <sub>CC(max)</sub> , T <sub>A</sub> = 25°C,<br>f = 1 kHz, ΔV <sub>pp</sub> = 100 mV,<br>REFVSEL = {0, 1, 2}, REFON = 1,<br>REFOUT = 0 or 1 |                 |     | 6.4 |      | mV/V   |
| t <sub>SETTLE</sub>   | Settling time of reference voltage <sup>(6)</sup>            | AV <sub>CC</sub> = AV <sub>CC(min)</sub> to AV <sub>CC(max)</sub> ,<br>REFVSEL = {0, 1, 2}, REFOUT = 0,<br>REFON = 0 → 1  |                 |     | 75  |      | μs     |
|                       |  | AV <sub>CC</sub> = AV <sub>CC(min)</sub> to AV <sub>CC(max)</sub> ,<br>C <sub>VREF</sub> = C <sub>VREF(max)</sub> ,<br>REFVSEL = {0, 1, 2}, REFOUT = 1,<br>REFON = 0 → 1                  |                 |     | 75  |      |        |

(4) Contribution only due to the reference and buffer including package. This does not include resistance due to the PCB traces or other application factors.

(5) Calculated using the box method: (MAX(-40°C to 85°C) – MIN(-40°C to 85°C)) / MIN(-40°C to 85°C)/(85°C – (-40°C)).

(6) The condition is that the error in a conversion started after t<sub>REFON</sub> is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.

## 5.43 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                               |   | TEST CONDITIONS       | MIN             | TYP             | MAX | UNIT   |
|---|---|-----------------------|-----------------|-----------------|-----|--------|
| DV <sub>CC(PGM/ERASE)</sub>             | Program and erase supply voltage  |                       | 1.8             |                 | 3.6 | V      |
| I <sub>PGM</sub>                        | Average supply current from DVCC during program                                   |                       |                 | 3               | 5   | mA     |
| I <sub>ERASE</sub>                      | Average supply current from DVCC during erase                                     |                       |                 | 6               | 11  | mA     |
| I <sub>MERASE</sub> , I <sub>BANK</sub> | Average supply current from DVCC during mass erase or bank erase                  |                       |                 | 6               | 11  | mA     |
| t <sub>CPT</sub>                        | Cumulative program time   | See <sup>(1)</sup>    |                 |                 | 16  | ms     |
|   | Program and erase endurance   |                       | 10 <sup>4</sup> | 10 <sup>5</sup> |     | cycles |
| t <sub>Retention</sub>                  | Data retention duration   | T <sub>J</sub> = 25°C | 100             |                 |     | years  |
| t <sub>Word</sub>                       | Word or byte program time   | See <sup>(2)</sup>    | 64              |                 | 85  | μs     |
| t <sub>Block, 0</sub>                   | Block program time for first byte or word   | See <sup>(2)</sup>    | 49              |                 | 65  | μs     |
| t <sub>Block, 1–(N–1)</sub>             | Block program time for each additional byte or word, except for last byte or word | See <sup>(2)</sup>    | 37              |                 | 49  | μs     |
| t <sub>Block, N</sub>                   | Block program time for last byte or word  | See <sup>(2)</sup>    | 55              |                 | 73  | μs     |
| t <sub>Erase</sub>                      | Erase time for segment, mass erase, and bank erase when available.                | See <sup>(2)</sup>    | 23              |                 | 32  | ms     |
| f <sub>MCLK,MGR</sub>                   | MCLK frequency in marginal read mode (FCTL4.MGR0 = 1 or FCTL4.MGR1 = 1)           |                       | 0               |                 | 1   | MHz    |

(1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word or byte write and block write modes.

(2) These values are hardwired into the state machine of the flash controller.



## 5.44 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER             |  | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|-----------------------|--|-----------------|-------|-----|-----|------|
| f <sub>SBW</sub>      | Spy-Bi-Wire input frequency  | 2.2 V, 3 V      | 0     |     | 20  | MHz  |
| t <sub>SBW,Low</sub>  | Spy-Bi-Wire low clock pulse duration   | 2.2 V, 3 V      | 0.025 |     | 15  | μs   |
| t <sub>SBW,En</sub>   | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) <sup>(1)</sup> | 2.2 V, 3 V      |       |     | 1   | μs   |
| t <sub>SBW,Rst</sub>  | Spy-Bi-Wire return to normal operation time  |                 | 15    |     | 100 | μs   |
| f <sub>TCK</sub>      | TCK input frequency, 4-wire JTAG <sup>(2)</sup>                                      | 2.2 V           | 0     |     | 5   | MHz  |
|                       |  | 3 V             | 0     |     | 10  | MHz  |
| R <sub>internal</sub> | Internal pulldown resistance on TEST   | 2.2 V, 3 V      | 45    | 60  | 80  | kΩ   |

- (1) Tools accessing the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

## 6 Detailed Description

### 6.1 CPU ([Link to User's Guide](#))

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

|                          |           |
|--------------------------|-----------|
| Program Counter          | PC/R0     |
| Stack Pointer            | SP/R1     |
| Status Register          | SR/CG1/R2 |
| Constant Generator       | CG2/R3    |
| General-Purpose Register | R4        |
| General-Purpose Register | R5        |
| General-Purpose Register | R6        |
| General-Purpose Register | R7        |
| General-Purpose Register | R8        |
| General-Purpose Register | R9        |
| General-Purpose Register | R10       |
| General-Purpose Register | R11       |
| General-Purpose Register | R12       |
| General-Purpose Register | R13       |
| General-Purpose Register | R14       |
| General-Purpose Register | R15       |

## 6.2 Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active
  - MCLK is disabled
  - FLL loop control remains active
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - FLL loop control is disabled
  - ACLK and SMCLK remain active
  - MCLK is disabled
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO DC generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO DC generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK, FLL loop control, and DCOCLK are disabled
  - DCO DC generator is disabled
  - Crystal oscillator is stopped
  - Complete data retention
- Low-power mode 4.5 (LPM4.5)
  - Internal regulator disabled
  - No data retention
  - Wake-up signal from  $\overline{\text{RST}}$ , digital I/O

### 6.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

**Table 6-1. Interrupt Sources, Flags, and Vectors**

| INTERRUPT SOURCE   | INTERRUPT FLAG  | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY    |
|--|---|------------------|--------------|-------------|
| System Reset<br>Power-Up<br>External Reset<br>Watchdog Time-out, Password Violation<br>Flash Memory Password Violation<br>PMM Password Violation | WDTIFG, KEYV (SYSRSTIV) <sup>(1) (2)</sup>  | Reset            | 0FFFEh       | 63, highest |
| System NMI<br>PMM<br>Vacant Memory Access<br>JTAG Mailbox  | SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) <sup>(1)</sup> | (Non)maskable    | 0FFFCh       | 62          |
| User NMI<br>NMI<br>Oscillator Fault<br>Flash Memory Access Violation   | NMIIFG, OFIFG, ACCVIFG (SYSUNIV) <sup>(1) (2)</sup>   | (Non)maskable    | 0FFFAh       | 61          |
| TB0  | TBCCR0 CCIFG0 <sup>(3)</sup>  | Maskable         | 0FFF8h       | 60          |
| TB0  | TBCCR1 CCIFG1 to TBCCR6 CCIFG6, TBIFG (TBIV) <sup>(1) (3)</sup>   | Maskable         | 0FFF6h       | 59          |
| Watchdog Timer_A Interval Timer Mode   | WDTIFG  | Maskable         | 0FFF4h       | 58          |
| USCI_A0 Receive and Transmit   | UCA0RXIFG, UCA0TXIFG (UCA0IV) <sup>(1) (3)</sup>  | Maskable         | 0FFF2h       | 57          |
| USCI_B0 Receive and Transmit   | UCB0RXIFG, UCB0TXIFG (UCB0IV) <sup>(1) (3)</sup>  | Maskable         | 0FFF0h       | 56          |
| ADC12_A  | ADC12IFG0 to ADC12IFG15 (ADC12IV) <sup>(1) (3)</sup>  | Maskable         | 0FFEEh       | 55          |
| TA0  | TA0CCR0 CCIFG0 <sup>(3)</sup>   | Maskable         | 0FFECCh      | 54          |
| TA0  | TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) <sup>(1) (3)</sup>                                       | Maskable         | 0FFEAh       | 53          |
| USCI_A2 Receive and Transmit   | UCA2RXIFG, UCA2TXIFG (UCA2IV) <sup>(1) (3)</sup>  | Maskable         | 0FFE8h       | 52          |
| USCI_B2 Receive and Transmit   | UCB2RXIFG, UCB2TXIFG (UCB2IV) <sup>(1) (3)</sup>  | Maskable         | 0FFE6h       | 51          |
| DMA  | DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) <sup>(1) (3)</sup>  | Maskable         | 0FFE4h       | 50          |
| TA1  | TA1CCR0 CCIFG0 <sup>(3)</sup>   | Maskable         | 0FFE2h       | 49          |
| TA1  | TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) <sup>(1) (3)</sup>                                       | Maskable         | 0FFE0h       | 48          |
| I/O Port P1  | P1IFG.0 to P1IFG.7 (P1IV) <sup>(1) (3)</sup>  | Maskable         | 0FFDEh       | 47          |
| USCI_A1 Receive and Transmit   | UCA1RXIFG, UCA1TXIFG (UCA1IV) <sup>(1) (3)</sup>  | Maskable         | 0FFDCh       | 46          |
| USCI_B1 Receive and Transmit   | UCB1RXIFG, UCB1TXIFG (UCB1IV) <sup>(1) (3)</sup>  | Maskable         | 0FFDAh       | 45          |
| USCI_A3 Receive and Transmit   | UCA3RXIFG, UCA3TXIFG (UCA3IV) <sup>(1) (3)</sup>  | Maskable         | 0FFD8h       | 44          |
| USCI_B3 Receive and Transmit   | UCB3RXIFG, UCB3TXIFG (UCB3IV) <sup>(1) (3)</sup>  | Maskable         | 0FFD6h       | 43          |
| I/O Port P2  | P2IFG.0 to P2IFG.7 (P2IV) <sup>(1) (3)</sup>  | Maskable         | 0FFD4h       | 42          |
| RTC_A  | RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) <sup>(1) (3)</sup>                              | Maskable         | 0FFD2h       | 41          |
| Reserved   | Reserved <sup>(4)</sup>   |                  | 0FFD0h       | 40          |
|  |   |                  | :            | :           |
|  |   |                  | 0FF80h       | 0, lowest   |

- (1) Multiple source flags
- (2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.  
(Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.
- (3) Interrupt flags are located in the module.
- (4) Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.

## 6.4 Memory Organization

|  |                        | MSP430F5419A<br>MSP430F5418A | MSP430F5436A<br>MSP430F5435A | MSP430F5438A<br>MSP430F5437A               |
|--|------------------------|------------------------------|------------------------------|--|
| Memory (flash)                           | Total Size             | 128KB                        | 192KB                        | 256KB                                      |
|  | Main: interrupt vector | 00FFFFh–00FF80h              | 00FFFFh–00FF80h              | 00FFFFh–00FF80h                            |
|  | Main: code memory      | 025BFFh–005C00h              | 035BFFh–005C00h              | 045BFFh–005C00h                            |
| Main: code memory                        | Bank D                 | N/A                          | 23KB<br>035BFFh–030000h      | 64KB<br>03FFFFh–030000h                    |
|  | Bank C                 | 23KB<br>025BFFh–020000h      | 64KB<br>02FFFFh–020000h      | 64KB<br>02FFFFh–020000h                    |
|  | Bank B                 | 64KB<br>01FFFFh–010000h      | 64KB<br>01FFFFh–010000h      | 64KB<br>01FFFFh–010000h                    |
|  | Bank A                 | 41KB<br>00FFFFh–005C00h      | 41KB<br>00FFFFh–005C00h      | 64KB<br>045BFFh–040000h<br>00FFFFh–005C00h |
| RAM                                      | Size                   | 16 KB                        | 16KB                         | 16KB                                       |
|  | Sector 3               | 4KB<br>005BFFh–004C00h       | 4KB<br>005BFFh–004C00h       | 4KB<br>005BFFh–004C00h                     |
|  | Sector 2               | 4KB<br>004BFFh–003C00h       | 4KB<br>004BFFh–003C00h       | 4KB<br>004BFFh–003C00h                     |
|  | Sector 1               | 4KB<br>003BFFh–002C00h       | 4KB<br>003BFFh–002C00h       | 4KB<br>003BFFh–002C00h                     |
|  | Sector 0               | 4KB<br>002BFFh–001C00h       | 4KB<br>002BFFh–001C00h       | 4KB<br>002BFFh–001C00h                     |
| Information memory<br>(flash)            | Info A                 | 128 B<br>0019FFh–001980h     | 128 B<br>0019FFh–001980h     | 128 B<br>0019FFh–001980h                   |
|  | Info B                 | 128 B<br>00197Fh–001900h     | 128 B<br>00197Fh–001900h     | 128 B<br>00197Fh–001900h                   |
|  | Info C                 | 128 B<br>0018FFh–001880h     | 128 B<br>0018FFh–001880h     | 128 B<br>0018FFh–001880h                   |
|  | Info D                 | 128 B<br>00187Fh–001800h     | 128 B<br>00187Fh–001800h     | 128 B<br>00187Fh–001800h                   |
| Bootstrap loader (BSL)<br>memory (Flash) | BSL 3                  | 512 B<br>0017FFh–001600h     | 512 B<br>0017FFh–001600h     | 512 B<br>0017FFh–001600h                   |
|  | BSL 2                  | 512 B<br>0015FFh–001400h     | 512 B<br>0015FFh–001400h     | 512 B<br>0015FFh–001400h                   |
|  | BSL 1                  | 512 B<br>0013FFh–001200h     | 512 B<br>0013FFh–001200h     | 512 B<br>0013FFh–001200h                   |
|  | BSL 0                  | 512 B<br>0011FFh–001000h     | 512 B<br>0011FFh–001000h     | 512 B<br>0011FFh–001000h                   |
| Peripherals                              | Size                   | 4KB<br>000FFFh–000000h       | 4KB<br>000FFFh–000000h       | 4KB<br>000FFFh–000000h                     |

## 6.5 Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory through the BSL is protected by an user-defined password. Usage of the BSL requires four pins as shown in [Table 6-2](#). BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  and  $\text{TEST}/\text{SBWTCK}$  pins. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming via the Bootstrap Loader User's Guide* ([SLAU319](#)).

**Table 6-2. BSL Pin Requirements and Functions**

| DEVICE SIGNAL                                     | BSL FUNCTION          |
|---|-----------------------|
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | Entry sequence signal |
| $\text{TEST}/\text{SBWTCK}$                       | Entry sequence signal |
| P1.1  | Data transmit         |
| P1.2  | Data receive          |
| VCC   | Power supply          |
| VSS   | Ground supply         |

## 6.6 JTAG Operation

### 6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The  $\text{TEST}/\text{SBWTCK}$  pin is used to enable the JTAG signals. In addition to these signals, the  $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$  is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in [Table 6-3](#). For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)). For complete description of the features of the JTAG interface and its implementation, see the *MSP430 Memory Programming via the JTAG Interface User's Guide* ([SLAU320](#)).

**Table 6-3. JTAG Pin Requirements and Functions**

| DEVICE SIGNAL                                     | DIRECTION | FUNCTION                   |
|---|-----------|----------------------------|
| PJ.3/TCK  | IN        | JTAG clock input           |
| PJ.2/TMS  | IN        | JTAG state control         |
| PJ.1/TDI/TCLK                                     | IN        | JTAG data input/TCLK input |
| PJ.0/TDO  | OUT       | JTAG data output           |
| $\text{TEST}/\text{SBWTCK}$                       | IN        | Enable JTAG pins           |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN        | External reset             |
| VCC   |           | Power supply               |
| VSS   |           | Ground supply              |

### 6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in [Table 6-4](#). For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278](#)). For the description of the Spy-Bi-Wire interface and its implementation, see the *MSP430 Memory Programming via the JTAG Interface User's Guide* ([SLAU320](#)).

**Table 6-4. Spy-Bi-Wire Pin Requirements and Functions**

| DEVICE SIGNAL                                     | DIRECTION | FUNCTION                      |
|---|-----------|-------------------------------|
| TEST/SBWTCK                                       | IN        | Spy-Bi-Wire clock input       |
| $\overline{\text{RST}}/\text{NMI}/\text{SBWTDIO}$ | IN, OUT   | Spy-Bi-Wire data input/output |
| VCC   |           | Power supply                  |
| VSS   |           | Ground supply                 |

## 6.7 Flash Memory ([Link to User's Guide](#))

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

## 6.8 RAM Memory ([Link to User's Guide](#))

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in [Memory Organization](#).
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

## 6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208](#)).

### 6.9.1 Digital I/O ([Link to User's Guide](#))

There are up to ten 8-bit I/O ports implemented: For 100-pin options, P1 through P10 are complete. P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete. P8 contains seven individual I/O ports. P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

### 6.9.2 Oscillator and System Clock ([Link to User's Guide](#))

The clock system is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in less than 5  $\mu$ s. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

### 6.9.3 Power Management Module (PMM) ([Link to User's Guide](#))

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

### 6.9.4 Hardware Multiplier (MPY) ([Link to User's Guide](#))

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.

### 6.9.5 Real-Time Clock (RTC\_A) ([Link to User's Guide](#))

The RTC\_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC\_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC\_A also supports flexible alarm functions and offset-calibration hardware.

### 6.9.6 Watchdog Timer (WDT\_A) ([Link to User's Guide](#))

The primary function of the watchdog timer (WDT\_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.



### 6.9.7 System Module (SYS) ([Link to User's Guide](#))

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.

**Table 6-5. System Module Interrupt Vector Registers**

| INTERRUPT VECTOR REGISTER | ADDRESS    | INTERRUPT EVENT                     | VALUE      | PRIORITY             |
|---------------------------|------------|-------------------------------------|------------|----------------------|
| SYSRSTIV, System Reset    | 019Eh      | No interrupt pending                | 00h        |                      |
|                           |            | Brownout (BOR)                      | 02h        | Highest              |
|                           |            | $\overline{\text{RST}}$ /NMI (POR)  | 04h        |                      |
|                           |            | PMMSWBOR (BOR)                      | 06h        |                      |
|                           |            | Wakeup from LPMx.5                  | 08h        |                      |
|                           |            | Security violation (BOR)            | 0Ah        |                      |
|                           |            | SVSL (POR)                          | 0Ch        |                      |
|                           |            | SVSH (POR)                          | 0Eh        |                      |
|                           |            | SVML_OVP (POR)                      | 10h        |                      |
|                           |            | SVMH_OVP (POR)                      | 12h        |                      |
|                           |            | PMMSWPOR (POR)                      | 14h        |                      |
|                           |            | WDT time-out (PUC)                  | 16h        |                      |
|                           |            | WDT password violation (PUC)        | 18h        |                      |
|                           |            | KEYV flash password violation (PUC) | 1Ah        |                      |
|                           |            | Reserved                            | 1Ch        |                      |
|                           |            | Peripheral area fetch (PUC)         | 1Eh        |                      |
|                           |            | PMM password violation (PUC)        | 20h        |                      |
| Reserved                  | 22h to 3Eh | Lowest                              |            |                      |
| SYSSNIV, System NMI       | 019Ch      | No interrupt pending                | 00h        |                      |
|                           |            | SVMLIFG                             | 02h        | Highest              |
|                           |            | SVMHIFG                             | 04h        |                      |
|                           |            | SVSMLDLYIFG                         | 06h        |                      |
|                           |            | SVSMHDLYIFG                         | 08h        |                      |
|                           |            | VMAIFG                              | 0Ah        |                      |
|                           |            | JMBINIFG                            | 0Ch        |                      |
|                           |            | JMBOUTIFG                           | 0Eh        |                      |
|                           |            | SVMLVLRIFG                          | 10h        |                      |
|                           |            | SVMHVLRIFG                          | 12h        |                      |
|                           |            | Reserved                            | 14h to 1Eh | Lowest               |
|                           |            | SYSUNIV, User NMI                   | 019Ah      | No interrupt pending |
| NMIIFG                    | 02h        |                                     |            | Highest              |
| OFIFG                     | 04h        |                                     |            |                      |
| ACCVIFG                   | 06h        |                                     |            |                      |
| Reserved                  | 08h        |                                     |            |                      |
| Reserved                  | 0Ah to 1Eh |                                     |            | Lowest               |

### 6.9.8 DMA Controller ([Link to User's Guide](#))

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12\_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

**Table 6-6. DMA Trigger Assignments <sup>(1)</sup>**

| TRIGGER | CHANNEL       |               |               |
|---------|---------------|---------------|---------------|
|         | 0             | 1             | 2             |
| 0       | DMAREQ        | DMAREQ        | DMAREQ        |
| 1       | TA0CCR0 CCIFG | TA0CCR0 CCIFG | TA0CCR0 CCIFG |
| 2       | TA0CCR2 CCIFG | TA0CCR2 CCIFG | TA0CCR2 CCIFG |
| 3       | TA1CCR0 CCIFG | TA1CCR0 CCIFG | TA1CCR0 CCIFG |
| 4       | TA1CCR2 CCIFG | TA1CCR2 CCIFG | TA1CCR2 CCIFG |
| 5       | TB0CCR0 CCIFG | TB0CCR0 CCIFG | TB0CCR0 CCIFG |
| 6       | TB0CCR2 CCIFG | TB0CCR2 CCIFG | TB0CCR2 CCIFG |
| 7       | Reserved      | Reserved      | Reserved      |
| 8       | Reserved      | Reserved      | Reserved      |
| 9       | Reserved      | Reserved      | Reserved      |
| 10      | Reserved      | Reserved      | Reserved      |
| 11      | Reserved      | Reserved      | Reserved      |
| 12      | Reserved      | Reserved      | Reserved      |
| 13      | Reserved      | Reserved      | Reserved      |
| 14      | Reserved      | Reserved      | Reserved      |
| 15      | Reserved      | Reserved      | Reserved      |
| 16      | UCA0RXIFG     | UCA0RXIFG     | UCA0RXIFG     |
| 17      | UCA0TXIFG     | UCA0TXIFG     | UCA0TXIFG     |
| 18      | UCB0RXIFG     | UCB0RXIFG     | UCB0RXIFG     |
| 19      | UCB0TXIFG     | UCB0TXIFG     | UCB0TXIFG     |
| 20      | UCA1RXIFG     | UCA1RXIFG     | UCA1RXIFG     |
| 21      | UCA1TXIFG     | UCA1TXIFG     | UCA1TXIFG     |
| 22      | UCB1RXIFG     | UCB1RXIFG     | UCB1RXIFG     |
| 23      | UCB1TXIFG     | UCB1TXIFG     | UCB1TXIFG     |
| 24      | ADC12IFGx     | ADC12IFGx     | ADC12IFGx     |
| 25      | Reserved      | Reserved      | Reserved      |
| 26      | Reserved      | Reserved      | Reserved      |
| 27      | Reserved      | Reserved      | Reserved      |
| 28      | Reserved      | Reserved      | Reserved      |
| 29      | MPY ready     | MPY ready     | MPY ready     |
| 30      | DMA2IFG       | DMA0IFG       | DMA1IFG       |
| 31      | DMAE0         | DMAE0         | DMAE0         |

(1) Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.

### 6.9.9 Universal Serial Communication Interface (USCI) (Links to User's Guide: [UART Mode](#), [SPI Mode](#), [I<sup>2</sup>C Mode](#))

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud-rate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI\_An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, or IrDA.

The USCI\_Bn module provides support for SPI (3-pin or 4-pin) or I<sup>2</sup>C.

The MSP430F5438A, MSP430F5436A, and MSP430F5419A include four complete USCI modules (n = 0 to 3). The MSP430F5437A, MSP430F5435A, and MSP430F5418A include two complete USCI modules (n = 0 or 1).

### 6.9.10 TA0 (Link to User's Guide)

TA0 is a 16-bit timer/counter (Timer\_A type) with five capture/compare registers. TA0 can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-7. TA0 Signal Connections**

| INPUT PIN NUMBER |         | DEVICE INPUT SIGNAL | MODULE INPUT SIGNAL       | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PIN NUMBER                   |                                     |
|------------------|---------|---------------------|---------------------------|--------------|----------------------|----------------------|-------------------------------------|-------------------------------------|
| PZ, ZQW          | PN      |                     |                           |              |                      |                      | PZ, ZQW                             | PN                                  |
| 17, H1-P1.0      | 17-P1.0 | TA0CLK              | TACLK                     | Timer        | NA                   | NA                   |                                     |                                     |
|                  |         | ACLK                | ACLK                      |              |                      |                      |                                     |                                     |
|                  |         | SMCLK               | SMCLK                     |              |                      |                      |                                     |                                     |
| 17, H1-P1.0      | 17-P1.0 | TA0CLK              | $\overline{\text{TACLK}}$ |              |                      |                      |                                     |                                     |
| 18, H4-P1.1      | 18-P1.1 | TA0.0               | CC10A                     | CCR0         | TA0                  | TA0.0                | 18, H4-P1.1                         | 18-P1.1                             |
| 57, H9-P8.0      | 60-P8.0 | TA0.0               | CC10B                     |              |                      |                      | 57, H9-P8.0                         | 60-P8.0                             |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {1} | ADC12 (internal)<br>ADC12SHSx = {1} |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                                     |                                     |
| 19, J4-P1.2      | 19-P1.2 | TA0.1               | CC11A                     | CCR1         | TA1                  | TA0.1                | 19, J4-P1.2                         | 19-P1.2                             |
| 58, H11-P8.1     | 61-P8.1 | TA0.1               | CC11B                     |              |                      |                      | 58, H11-P8.1                        | 61-P8.1                             |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                                     |                                     |
| 20, J1-P1.3      | 20-P1.3 | TA0.2               | CC12A                     | CCR2         | TA2                  | TA0.2                | 20, J1-P1.3                         | 20-P1.3                             |
| 59, H12-P8.2     | 62-P8.2 | TA0.2               | CC12B                     |              |                      |                      | 59, H12-P8.2                        | 62-P8.2                             |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                                     |                                     |
| 21, J2-P1.4      | 21-P1.4 | TA0.3               | CC13A                     | CCR3         | TA3                  | TA0.3                | 21, J2-P1.4                         | 21-P1.4                             |
| 60, G9-P8.3      | 63-P8.3 | TA0.3               | CC13B                     |              |                      |                      | 60, G9-P8.3                         | 63-P8.3                             |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                                     |                                     |
| 22, K1-P1.5      | 22-P1.5 | TA0.4               | CC14A                     | CCR4         | TA4                  | TA0.4                | 22, K1-P1.5                         | 22-P1.5                             |
| 61, G11-P8.4     | 64-P8.4 | TA0.4               | CC14B                     |              |                      |                      | 61, G11-P8.4                        | 64-P8.4                             |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                                     |                                     |

### 6.9.11 TA1 [\(Link to User's Guide\)](#)

TA1 is a 16-bit timer/counter (Timer\_A type) with three capture/compare registers. TA1 can support multiple capture/comparers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-8. TA1 Signal Connections**

| INPUT PIN NUMBER |         | DEVICE INPUT SIGNAL | MODULE INPUT SIGNAL       | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PIN NUMBER |         |
|------------------|---------|---------------------|---------------------------|--------------|----------------------|----------------------|-------------------|---------|
| PZ, ZQW          | PN      |                     |                           |              |                      |                      | PZ, ZQW           | PN      |
| 25, M1-P2.0      | 25-P2.0 | TA1CLK              | TACLK                     | Timer        | NA                   | NA                   |                   |         |
|                  |         | ACLK                | ACLK                      |              |                      |                      |                   |         |
|                  |         | SMCLK               | SMCLK                     |              |                      |                      |                   |         |
| 25, M1-P2.0      | 25-P2.0 | TA1CLK              | $\overline{\text{TACLK}}$ |              |                      |                      |                   |         |
| 26, L2-P2.1      | 26-P2.1 | TA1.0               | CCI0A                     | CCR0         | TA0                  | TA1.0                | 26, L2-P2.1       | 26-P2.1 |
| 65, F11-P8.5     | 65-P8.5 | TA1.0               | CCI0B                     |              |                      |                      | 65, F11-P8.5      | 65-P8.5 |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                   |         |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                   |         |
| 27, M2-P2.2      | 27-P2.2 | TA1.1               | CCI1A                     | CCR1         | TA1                  | TA1.1                | 27, M2-P2.2       | 27-P2.2 |
| 66, E11-P8.6     | 66-P8.6 | TA1.1               | CCI1B                     |              |                      |                      | 66, E11-P8.6      | 66-P8.6 |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                   |         |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                   |         |
| 28, L3-P2.3      | 28-P2.3 | TA1.2               | CCI2A                     | CCR2         | TA2                  | TA1.2                | 28, L3-P2.3       | 28-P2.3 |
| 56, J12-P7.3     | 59-P7.3 | TA1.2               | CCI2B                     |              |                      |                      | 56, J12-P7.3      | 59-P7.3 |
|                  |         | DV <sub>SS</sub>    | GND                       |              |                      |                      |                   |         |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>           |              |                      |                      |                   |         |

### 6.9.12 TB0 [\(Link to User's Guide\)](#)

TB0 is a 16-bit timer/counter (Timer\_B type) with seven capture/compare registers. TB0 can support multiple capture/comparers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 6-9. TB0 Signal Connections**

| INPUT PIN NUMBER |         | DEVICE INPUT SIGNAL | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PIN NUMBER                   |                                     |
|------------------|---------|---------------------|---------------------|--------------|----------------------|----------------------|-------------------------------------|-------------------------------------|
| PZ, ZQW          | PN      |                     |                     |              |                      |                      | PZ, ZQW                             | PN                                  |
| 50, M12-P4.7     | 53-P4.7 | TB0CLK              | TBCLK               | Timer        | NA                   | NA                   |                                     |                                     |
|                  |         | ACLK                | ACLK                |              |                      |                      |                                     |                                     |
|                  |         | SMCLK               | SMCLK               |              |                      |                      |                                     |                                     |
| 50, M12-P4.7     | 53-P4.7 | TB0CLK              | TBCLK               | CCR0         | TB0                  | TB0.0                | 43, J8-P4.0                         | 43-P4.0                             |
| 43, J8-P4.0      | 43-P4.0 | TB0.0               | CCI0A               |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {2} | ADC12 (internal)<br>ADC12SHSx = {2} |
| 43, J8-P4.0      | 43-P4.0 | TB0.0               | CCI0B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 44, M9-P4.1      | 44-P4.1 | TB0.1               | CCI1A               | CCR1         | TB1                  | TB0.1                | 44, M9-P4.1                         | 44-P4.1                             |
| 44, M9-P4.1      | 44-P4.1 | TB0.1               | CCI1B               |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {3} | ADC12 (internal)<br>ADC12SHSx = {3} |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 45, L9-P4.2      | 45-P4.2 | TB0.2               | CCI2A               | CCR2         | TB2                  | TB0.2                | 45, L9-P4.2                         | 45-P4.2                             |
| 45, L9-P4.2      | 45-P4.2 | TB0.2               | CCI2B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 46, L10-P4.3     | 46-P4.3 | TB0.3               | CCI3A               | CCR3         | TB3                  | TB0.3                | 46, L10-P4.3                        | 46-P4.3                             |
| 46, L10-P4.3     | 46-P4.3 | TB0.3               | CCI3B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 47, M10-P4.4     | 47-P4.4 | TB0.4               | CCI4A               | CCR4         | TB4                  | TB0.4                | 47, M10-P4.4                        | 47-P4.4                             |
| 47, M10-P4.4     | 47-P4.4 | TB0.4               | CCI4B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 48, L11-P4.5     | 48-P4.5 | TB0.5               | CCI5A               | CCR5         | TB5                  | TB0.5                | 48, L11-P4.5                        | 48-P4.5                             |
| 48, L11-P4.5     | 48-P4.5 | TB0.5               | CCI5B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |
| 49, M11-P4.6     | 52-P4.6 | TB0.6               | CCI6A               | CCR6         | TB6                  | TB0.6                | 49, M11-P4.6                        | 52-P4.6                             |
|                  |         | ACLK (internal)     | CCI6B               |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>SS</sub>    | GND                 |              |                      |                      |                                     |                                     |
|                  |         | DV <sub>CC</sub>    | V <sub>CC</sub>     |              |                      |                      |                                     |                                     |

### 6.9.13 ADC12\_A ([Link to User's Guide](#))

The ADC12\_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

### 6.9.14 CRC16 ([Link to User's Guide](#))

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

### 6.9.15 REF Voltage Reference ([Link to User's Guide](#))

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

### 6.9.16 Embedded Emulation Module (EEM) (L Version) ([Link to User's Guide](#))

The EEM supports real-time in-system debugging. The L version of the EEM has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU register write access
- Up to 10 hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- Clock control on module level

## 6.9.17 Peripheral File Map

**Table 6-10. Peripherals**

| MODULE NAME  | BASE ADDRESS | OFFSET ADDRESS RANGE |
|--|--------------|----------------------|
| Special Functions (see <a href="#">Table 6-11</a> )          | 0100h        | 000h-01Fh            |
| PMM (see <a href="#">Table 6-12</a> )                        | 0120h        | 000h-010h            |
| Flash Control (see <a href="#">Table 6-13</a> )              | 0140h        | 000h-00Fh            |
| CRC16 (see <a href="#">Table 6-14</a> )                      | 0150h        | 000h-007h            |
| RAM Control (see <a href="#">Table 6-15</a> )                | 0158h        | 000h-001h            |
| Watchdog (see <a href="#">Table 6-16</a> )                   | 015Ch        | 000h-001h            |
| UCS (see <a href="#">Table 6-17</a> )                        | 0160h        | 000h-01Fh            |
| SYS (see <a href="#">Table 6-18</a> )                        | 0180h        | 000h-01Fh            |
| Shared Reference (see <a href="#">Table 6-19</a> )           | 01B0h        | 000h-001h            |
| Port P1, P2 (see <a href="#">Table 6-20</a> )                | 0200h        | 000h-01Fh            |
| Port P3, P4 (see <a href="#">Table 6-21</a> )                | 0220h        | 000h-00Bh            |
| Port P5, P6 (see <a href="#">Table 6-22</a> )                | 0240h        | 000h-00Bh            |
| Port P7, P8 (see <a href="#">Table 6-23</a> )                | 0260h        | 000h-00Bh            |
| Port P9, P10 (see <a href="#">Table 6-24</a> )               | 0280h        | 000h-00Bh            |
| Port P11 (see <a href="#">Table 6-25</a> )                   | 02A0h        | 000h-00Ah            |
| Port PJ (see <a href="#">Table 6-26</a> )                    | 0320h        | 000h-01Fh            |
| TA0 (see <a href="#">Table 6-27</a> )                        | 0340h        | 000h-02Eh            |
| TA1 (see <a href="#">Table 6-28</a> )                        | 0380h        | 000h-02Eh            |
| TB0 (see <a href="#">Table 6-29</a> )                        | 03C0h        | 000h-02Eh            |
| Real Timer Clock (RTC_A) (see <a href="#">Table 6-30</a> )   | 04A0h        | 000h-01Bh            |
| 32-Bit Hardware Multiplier (see <a href="#">Table 6-31</a> ) | 04C0h        | 000h-02Fh            |
| DMA General Control (see <a href="#">Table 6-32</a> )        | 0500h        | 000h-00Fh            |
| DMA Channel 0 (see <a href="#">Table 6-32</a> )              | 0510h        | 000h-00Ah            |
| DMA Channel 1 (see <a href="#">Table 6-32</a> )              | 0520h        | 000h-00Ah            |
| DMA Channel 2 (see <a href="#">Table 6-32</a> )              | 0530h        | 000h-00Ah            |
| USCI_A0 (see <a href="#">Table 6-33</a> )                    | 05C0h        | 000h-01Fh            |
| USCI_B0 (see <a href="#">Table 6-34</a> )                    | 05E0h        | 000h-01Fh            |
| USCI_A1 (see <a href="#">Table 6-35</a> )                    | 0600h        | 000h-01Fh            |
| USCI_B1 (see <a href="#">Table 6-36</a> )                    | 0620h        | 000h-01Fh            |
| USCI_A2 (see <a href="#">Table 6-37</a> )                    | 0640h        | 000h-01Fh            |
| USCI_B2 (see <a href="#">Table 6-38</a> )                    | 0660h        | 000h-01Fh            |
| USCI_A3 (see <a href="#">Table 6-39</a> )                    | 0680h        | 000h-01Fh            |
| USCI_B3 (see <a href="#">Table 6-40</a> )                    | 06A0h        | 000h-01Fh            |
| ADC12_A (see <a href="#">Table 6-41</a> )                    | 0700h        | 000h-03Eh            |

**Table 6-11. Special Function Registers (Base Address: 0100h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

**Table 6-12. PMM Registers (Base Address: 0120h)**

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| PMM Control 0            | PMMCTL0  | 00h    |
| PMM control 1            | PMMCTL1  | 02h    |
| SVS high side control    | SVSMHCTL | 04h    |
| SVS low side control     | SVSMLCTL | 06h    |
| PMM interrupt flags      | PMMIFG   | 0Ch    |
| PMM interrupt enable     | PMMIE    | 0Eh    |
| PMM power mode 5 control | PM5CTL0  | 10h    |

**Table 6-13. Flash Control Registers (Base Address: 0140h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Flash control 1      | FCTL1    | 00h    |
| Flash control 3      | FCTL3    | 04h    |
| Flash control 4      | FCTL4    | 06h    |

**Table 6-14. CRC16 Registers (Base Address: 0150h)**

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input                | CRC16DI   | 00h    |
| CRC data input reverse byte   | CRCDIRB   | 02h    |
| CRC initialization and result | CRCINIRES | 04h    |
| CRC result reverse byte       | CRCRESR   | 06h    |

**Table 6-15. RAM Control Registers (Base Address: 0158h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| RAM control 0        | RCCTL0   | 00h    |

**Table 6-16. Watchdog Registers (Base Address: 015Ch)**

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

**Table 6-17. UCS Registers (Base Address: 0160h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| UCS control 0        | UCSCTL0  | 00h    |
| UCS control 1        | UCSCTL1  | 02h    |
| UCS control 2        | UCSCTL2  | 04h    |
| UCS control 3        | UCSCTL3  | 06h    |
| UCS control 4        | UCSCTL4  | 08h    |
| UCS control 5        | UCSCTL5  | 0Ah    |
| UCS control 6        | UCSCTL6  | 0Ch    |
| UCS control 7        | UCSCTL7  | 0Eh    |



**Table 6-17. UCS Registers (Base Address: 0160h) (continued)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| UCS control 8        | UCSCTL8  | 10h    |

**Table 6-18. SYS Registers (Base Address: 0180h)**

| REGISTER DESCRIPTION                | REGISTER  | OFFSET |
|-------------------------------------|-----------|--------|
| System control                      | SYSCTL    | 00h    |
| Bootstrap loader configuration area | SYSBSLC   | 02h    |
| JTAG mailbox control                | SYSJMBC   | 06h    |
| JTAG mailbox input 0                | SYSJMBI0  | 08h    |
| JTAG mailbox input 1                | SYSJMBI1  | 0Ah    |
| JTAG mailbox output 0               | SYSJMBO0  | 0Ch    |
| JTAG mailbox output 1               | SYSJMBO1  | 0Eh    |
| Bus Error vector generator          | SYSBERRIV | 18h    |
| User NMI vector generator           | SYSUNIV   | 1Ah    |
| System NMI vector generator         | SYSSNIV   | 1Ch    |
| Reset vector generator              | SYSRSTIV  | 1Eh    |

**Table 6-19. Shared Reference Registers (Base Address: 01B0h)**

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL   | 00h    |

**Table 6-20. Port P1, P2 Registers (Base Address: 0200h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P1 input                  | P1IN     | 00h    |
| Port P1 output                 | P1OUT    | 02h    |
| Port P1 direction              | P1DIR    | 04h    |
| Port P1 pullup/pulldown enable | P1REN    | 06h    |
| Port P1 drive strength         | P1DS     | 08h    |
| Port P1 selection              | P1SEL    | 0Ah    |
| Port P1 interrupt vector word  | P1IV     | 0Eh    |
| Port P1 interrupt edge select  | P1IES    | 18h    |
| Port P1 interrupt enable       | P1IE     | 1Ah    |
| Port P1 interrupt flag         | P1IFG    | 1Ch    |
| Port P2 input                  | P2IN     | 01h    |
| Port P2 output                 | P2OUT    | 03h    |
| Port P2 direction              | P2DIR    | 05h    |
| Port P2 pullup/pulldown enable | P2REN    | 07h    |
| Port P2 drive strength         | P2DS     | 09h    |
| Port P2 selection              | P2SEL    | 0Bh    |
| Port P2 interrupt vector word  | P2IV     | 1Eh    |
| Port P2 interrupt edge select  | P2IES    | 19h    |
| Port P2 interrupt enable       | P2IE     | 1Bh    |
| Port P2 interrupt flag         | P2IFG    | 1Dh    |

**Table 6-21. Port P3, P4 Registers (Base Address: 0220h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P3 input                  | P3IN     | 00h    |
| Port P3 output                 | P3OUT    | 02h    |
| Port P3 direction              | P3DIR    | 04h    |
| Port P3 pullup/pulldown enable | P3REN    | 06h    |
| Port P3 drive strength         | P3DS     | 08h    |
| Port P3 selection              | P3SEL    | 0Ah    |
| Port P4 input                  | P4IN     | 01h    |
| Port P4 output                 | P4OUT    | 03h    |
| Port P4 direction              | P4DIR    | 05h    |
| Port P4 pullup/pulldown enable | P4REN    | 07h    |
| Port P4 drive strength         | P4DS     | 09h    |
| Port P4 selection              | P4SEL    | 0Bh    |

**Table 6-22. Port P5, P6 Registers (Base Address: 0240h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P5 input                  | P5IN     | 00h    |
| Port P5 output                 | P5OUT    | 02h    |
| Port P5 direction              | P5DIR    | 04h    |
| Port P5 pullup/pulldown enable | P5REN    | 06h    |
| Port P5 drive strength         | P5DS     | 08h    |
| Port P5 selection              | P5SEL    | 0Ah    |
| Port P6 input                  | P6IN     | 01h    |
| Port P6 output                 | P6OUT    | 03h    |
| Port P6 direction              | P6DIR    | 05h    |
| Port P6 pullup/pulldown enable | P6REN    | 07h    |
| Port P6 drive strength         | P6DS     | 09h    |
| Port P6 selection              | P6SEL    | 0Bh    |

**Table 6-23. Port P7, P8 Registers (Base Address: 0260h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port P7 input                  | P7IN     | 00h    |
| Port P7 output                 | P7OUT    | 02h    |
| Port P7 direction              | P7DIR    | 04h    |
| Port P7 pullup/pulldown enable | P7REN    | 06h    |
| Port P7 drive strength         | P7DS     | 08h    |
| Port P7 selection              | P7SEL    | 0Ah    |
| Port P8 input                  | P8IN     | 01h    |
| Port P8 output                 | P8OUT    | 03h    |
| Port P8 direction              | P8DIR    | 05h    |
| Port P8 pullup/pulldown enable | P8REN    | 07h    |
| Port P8 drive strength         | P8DS     | 09h    |
| Port P8 selection              | P8SEL    | 0Bh    |

**Table 6-24. Port P9, P10 Registers (Base Address: 0280h)**

| REGISTER DESCRIPTION            | REGISTER | OFFSET |
|---------------------------------|----------|--------|
| Port P9 input                   | P9IN     | 00h    |
| Port P9 output                  | P9OUT    | 02h    |
| Port P9 direction               | P9DIR    | 04h    |
| Port P9 pullup/pulldown enable  | P9REN    | 06h    |
| Port P9 drive strength          | P9DS     | 08h    |
| Port P9 selection               | P9SEL    | 0Ah    |
| Port P10 input                  | P10IN    | 01h    |
| Port P10 output                 | P10OUT   | 03h    |
| Port P10 direction              | P10DIR   | 05h    |
| Port P10 pullup/pulldown enable | P10REN   | 07h    |
| Port P10 drive strength         | P10DS    | 09h    |
| Port P10 selection              | P10SEL   | 0Bh    |

**Table 6-25. Port P11 Registers (Base Address: 02A0h)**

| REGISTER DESCRIPTION            | REGISTER | OFFSET |
|---------------------------------|----------|--------|
| Port P11 input                  | P11IN    | 00h    |
| Port P11 output                 | P11OUT   | 02h    |
| Port P11 direction              | P11DIR   | 04h    |
| Port P11 pullup/pulldown enable | P11REN   | 06h    |
| Port P11 drive strength         | P11DS    | 08h    |
| Port P11 selection              | P11SEL   | 0Ah    |

**Table 6-26. Port J Registers (Base Address: 0320h)**

| REGISTER DESCRIPTION           | REGISTER | OFFSET |
|--------------------------------|----------|--------|
| Port PJ input                  | PJIN     | 00h    |
| Port PJ output                 | PJOUT    | 02h    |
| Port PJ direction              | PJDIR    | 04h    |
| Port PJ pullup/pulldown enable | PJREN    | 06h    |
| Port PJ drive strength         | PJDS     | 08h    |

**Table 6-27. TA0 Registers (Base Address: 0340h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA0 control                | TAOCTL   | 00h    |
| Capture/compare control 0  | TAOCTL0  | 02h    |
| Capture/compare control 1  | TAOCTL1  | 04h    |
| Capture/compare control 2  | TAOCTL2  | 06h    |
| Capture/compare control 3  | TAOCTL3  | 08h    |
| Capture/compare control 4  | TAOCTL4  | 0Ah    |
| TA0 counter register       | TAOR     | 10h    |
| Capture/compare register 0 | TAOCCR0  | 12h    |
| Capture/compare register 1 | TAOCCR1  | 14h    |
| Capture/compare register 2 | TAOCCR2  | 16h    |
| Capture/compare register 3 | TAOCCR3  | 18h    |
| Capture/compare register 4 | TAOCCR4  | 1Ah    |
| TA0 expansion register 0   | TAOEX0   | 20h    |
| TA0 interrupt vector       | TAOIV    | 2Eh    |

**Table 6-28. TA1 Registers (Base Address: 0380h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TA1 control                | TA1CTL   | 00h    |
| Capture/compare control 0  | TA1CTL0  | 02h    |
| Capture/compare control 1  | TA1CTL1  | 04h    |
| Capture/compare control 2  | TA1CTL2  | 06h    |
| TA1 counter register       | TA1R     | 10h    |
| Capture/compare register 0 | TA1CCR0  | 12h    |
| Capture/compare register 1 | TA1CCR1  | 14h    |
| Capture/compare register 2 | TA1CCR2  | 16h    |
| TA1 expansion register 0   | TA1EX0   | 20h    |
| TA1 interrupt vector       | TA1IV    | 2Eh    |

**Table 6-29. TB0 Registers (Base Address: 03C0h)**

| REGISTER DESCRIPTION       | REGISTER | OFFSET |
|----------------------------|----------|--------|
| TB0 control                | TB0CTL   | 00h    |
| Capture/compare control 0  | TB0CCTL0 | 02h    |
| Capture/compare control 1  | TB0CCTL1 | 04h    |
| Capture/compare control 2  | TB0CCTL2 | 06h    |
| Capture/compare control 3  | TB0CCTL3 | 08h    |
| Capture/compare control 4  | TB0CCTL4 | 0Ah    |
| Capture/compare control 5  | TB0CCTL5 | 0Ch    |
| Capture/compare control 6  | TB0CCTL6 | 0Eh    |
| TB0 register               | TB0R     | 10h    |
| Capture/compare register 0 | TB0CCR0  | 12h    |
| Capture/compare register 1 | TB0CCR1  | 14h    |
| Capture/compare register 2 | TB0CCR2  | 16h    |
| Capture/compare register 3 | TB0CCR3  | 18h    |
| Capture/compare register 4 | TB0CCR4  | 1Ah    |
| Capture/compare register 5 | TB0CCR5  | 1Ch    |
| Capture/compare register 6 | TB0CCR6  | 1Eh    |
| TB0 expansion register 0   | TB0EX0   | 20h    |
| TB0 interrupt vector       | TB0IV    | 2Eh    |

**Table 6-30. Real Time Clock Registers (Base Address: 04A0h)**

| REGISTER DESCRIPTION               | REGISTER       | OFFSET |
|------------------------------------|----------------|--------|
| RTC control 0                      | RTCCTL0        | 00h    |
| RTC control 1                      | RTCCTL1        | 01h    |
| RTC control 2                      | RTCCTL2        | 02h    |
| RTC control 3                      | RTCCTL3        | 03h    |
| RTC prescaler 0 control            | RTCPS0CTL      | 08h    |
| RTC prescaler 1 control            | RTCPS1CTL      | 0Ah    |
| RTC prescaler 0                    | RTCPS0         | 0Ch    |
| RTC prescaler 1                    | RTCPS1         | 0Dh    |
| RTC interrupt vector word          | RTCIV          | 0Eh    |
| RTC seconds/counter register 1     | RTCSEC/RTCNT1  | 10h    |
| RTC minutes/counter register 2     | RTCMIN/RTCNT2  | 11h    |
| RTC hours/counter register 3       | RTCHOUR/RTCNT3 | 12h    |
| RTC day of week/counter register 4 | RTCDOW/RTCNT4  | 13h    |
| RTC days                           | RTCDAY         | 14h    |
| RTC month                          | RTCMON         | 15h    |
| RTC year low                       | RTCYEARL       | 16h    |
| RTC year high                      | RTCYEARH       | 17h    |
| RTC alarm minutes                  | RTCAMIN        | 18h    |
| RTC alarm hours                    | RTCAHOUR       | 19h    |
| RTC alarm day of week              | RTCADOW        | 1Ah    |
| RTC alarm days                     | RTCADAY        | 1Bh    |

**Table 6-31. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)**

| REGISTER DESCRIPTION                                    | REGISTER  | OFFSET |
|---|-----------|--------|
| 16-bit operand 1 – multiply                             | MPY       | 00h    |
| 16-bit operand 1 – signed multiply                      | MPYS      | 02h    |
| 16-bit operand 1 – multiply accumulate                  | MAC       | 04h    |
| 16-bit operand 1 – signed multiply accumulate           | MACS      | 06h    |
| 16-bit operand 2  | OP2       | 08h    |
| 16 × 16 result low word                                 | RESLO     | 0Ah    |
| 16 × 16 result high word                                | RESHI     | 0Ch    |
| 16 × 16 sum extension register                          | SUMEXT    | 0Eh    |
| 32-bit operand 1 – multiply low word                    | MPY32L    | 10h    |
| 32-bit operand 1 – multiply high word                   | MPY32H    | 12h    |
| 32-bit operand 1 – signed multiply low word             | MPYS32L   | 14h    |
| 32-bit operand 1 – signed multiply high word            | MPYS32H   | 16h    |
| 32-bit operand 1 – multiply accumulate low word         | MAC32L    | 18h    |
| 32-bit operand 1 – multiply accumulate high word        | MAC32H    | 1Ah    |
| 32-bit operand 1 – signed multiply accumulate low word  | MACS32L   | 1Ch    |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H   | 1Eh    |
| 32-bit operand 2 – low word                             | OP2L      | 20h    |
| 32-bit operand 2 – high word                            | OP2H      | 22h    |
| 32 × 32 result 0 – least significant word               | RES0      | 24h    |
| 32 × 32 result 1  | RES1      | 26h    |
| 32 × 32 result 2  | RES2      | 28h    |
| 32 × 32 result 3 – most significant word                | RES3      | 2Ah    |
| MPY32 control register 0                                | MPY32CTL0 | 2Ch    |

**Table 6-32. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|--|----------|--------|
| DMA channel 0 control                  | DMA0CTL  | 00h    |
| DMA channel 0 source address low       | DMA0SAL  | 02h    |
| DMA channel 0 source address high      | DMA0SAH  | 04h    |
| DMA channel 0 destination address low  | DMA0DAL  | 06h    |
| DMA channel 0 destination address high | DMA0DAH  | 08h    |
| DMA channel 0 transfer size            | DMA0SZ   | 0Ah    |
| DMA channel 1 control                  | DMA1CTL  | 00h    |
| DMA channel 1 source address low       | DMA1SAL  | 02h    |
| DMA channel 1 source address high      | DMA1SAH  | 04h    |
| DMA channel 1 destination address low  | DMA1DAL  | 06h    |
| DMA channel 1 destination address high | DMA1DAH  | 08h    |
| DMA channel 1 transfer size            | DMA1SZ   | 0Ah    |
| DMA channel 2 control                  | DMA2CTL  | 00h    |
| DMA channel 2 source address low       | DMA2SAL  | 02h    |
| DMA channel 2 source address high      | DMA2SAH  | 04h    |
| DMA channel 2 destination address low  | DMA2DAL  | 06h    |
| DMA channel 2 destination address high | DMA2DAH  | 08h    |
| DMA channel 2 transfer size            | DMA2SZ   | 0Ah    |
| DMA module control 0                   | DMACTL0  | 00h    |
| DMA module control 1                   | DMACTL1  | 02h    |
| DMA module control 2                   | DMACTL2  | 04h    |
| DMA module control 3                   | DMACTL3  | 06h    |
| DMA module control 4                   | DMACTL4  | 08h    |
| DMA interrupt vector                   | DMAIV    | 0Eh    |

**Table 6-33. USCI\_A0 Registers (Base Address: 05C0h)**

| REGISTER DESCRIPTION       | REGISTER   | OFFSET |
|----------------------------|------------|--------|
| USCI control 1             | UCA0CTL1   | 00h    |
| USCI control 0             | UCA0CTL0   | 01h    |
| USCI baud rate 0           | UCA0BR0    | 06h    |
| USCI baud rate 1           | UCA0BR1    | 07h    |
| USCI modulation control    | UCA0MCTL   | 08h    |
| USCI status                | UCA0STAT   | 0Ah    |
| USCI receive buffer        | UCA0RXBUF  | 0Ch    |
| USCI transmit buffer       | UCA0TXBUF  | 0Eh    |
| USCI LIN control           | UCA0ABCTL  | 10h    |
| USCI IrDA transmit control | UCA0IRTCTL | 12h    |
| USCI IrDA receive control  | UCA0IRRCTL | 13h    |
| USCI interrupt enable      | UCA0IE     | 1Ch    |
| USCI interrupt flags       | UCA0IFG    | 1Dh    |
| USCI interrupt vector word | UCA0IV     | 1Eh    |

**Table 6-34. USCI\_B0 Registers (Base Address: 05E0h)**

| REGISTER DESCRIPTION             | REGISTER  | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1       | UCB0CTL1  | 00h    |
| USCI synchronous control 0       | UCB0CTL0  | 01h    |
| USCI synchronous bit rate 0      | UCB0BR0   | 06h    |
| USCI synchronous bit rate 1      | UCB0BR1   | 07h    |
| USCI synchronous status          | UCB0STAT  | 0Ah    |
| USCI synchronous receive buffer  | UCB0RXBUF | 0Ch    |
| USCI synchronous transmit buffer | UCB0TXBUF | 0Eh    |
| USCI I2C own address             | UCB0I2COA | 10h    |
| USCI I2C slave address           | UCB0I2CSA | 12h    |
| USCI interrupt enable            | UCB0IE    | 1Ch    |
| USCI interrupt flags             | UCB0IFG   | 1Dh    |
| USCI interrupt vector word       | UCB0IV    | 1Eh    |

**Table 6-35. USCI\_A1 Registers (Base Address: 0600h)**

| REGISTER DESCRIPTION       | REGISTER   | OFFSET |
|----------------------------|------------|--------|
| USCI control 1             | UCA1CTL1   | 00h    |
| USCI control 0             | UCA1CTL0   | 01h    |
| USCI baud rate 0           | UCA1BR0    | 06h    |
| USCI baud rate 1           | UCA1BR1    | 07h    |
| USCI modulation control    | UCA1MCTL   | 08h    |
| USCI status                | UCA1STAT   | 0Ah    |
| USCI receive buffer        | UCA1RXBUF  | 0Ch    |
| USCI transmit buffer       | UCA1TXBUF  | 0Eh    |
| USCI LIN control           | UCA1ABCTL  | 10h    |
| USCI IrDA transmit control | UCA1IRTCTL | 12h    |
| USCI IrDA receive control  | UCA1IRRCTL | 13h    |
| USCI interrupt enable      | UCA1IE     | 1Ch    |
| USCI interrupt flags       | UCA1IFG    | 1Dh    |
| USCI interrupt vector word | UCA1IV     | 1Eh    |



**Table 6-36. USCI\_B1 Registers (Base Address: 0620h)**

| REGISTER DESCRIPTION             | REGISTER  | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1       | UCB1CTL1  | 00h    |
| USCI synchronous control 0       | UCB1CTL0  | 01h    |
| USCI synchronous bit rate 0      | UCB1BR0   | 06h    |
| USCI synchronous bit rate 1      | UCB1BR1   | 07h    |
| USCI synchronous status          | UCB1STAT  | 0Ah    |
| USCI synchronous receive buffer  | UCB1RXBUF | 0Ch    |
| USCI synchronous transmit buffer | UCB1TXBUF | 0Eh    |
| USCI I2C own address             | UCB1I2COA | 10h    |
| USCI I2C slave address           | UCB1I2CSA | 12h    |
| USCI interrupt enable            | UCB1IE    | 1Ch    |
| USCI interrupt flags             | UCB1IFG   | 1Dh    |
| USCI interrupt vector word       | UCB1IV    | 1Eh    |

**Table 6-37. USCI\_A2 Registers (Base Address: 0640h)**

| REGISTER DESCRIPTION       | REGISTER   | OFFSET |
|----------------------------|------------|--------|
| USCI control 1             | UCA2CTL1   | 00h    |
| USCI control 0             | UCA2CTL0   | 01h    |
| USCI baud rate 0           | UCA2BR0    | 06h    |
| USCI baud rate 1           | UCA2BR1    | 07h    |
| USCI modulation control    | UCA2MCTL   | 08h    |
| USCI status                | UCA2STAT   | 0Ah    |
| USCI receive buffer        | UCA2RXBUF  | 0Ch    |
| USCI transmit buffer       | UCA2TXBUF  | 0Eh    |
| USCI LIN control           | UCA2ABCTL  | 10h    |
| USCI IrDA transmit control | UCA2IRTCTL | 12h    |
| USCI IrDA receive control  | UCA2IRRCTL | 13h    |
| USCI interrupt enable      | UCA2IE     | 1Ch    |
| USCI interrupt flags       | UCA2IFG    | 1Dh    |
| USCI interrupt vector word | UCA2IV     | 1Eh    |

**Table 6-38. USCI\_B2 Registers (Base Address: 0660h)**

| REGISTER DESCRIPTION             | REGISTER  | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1       | UCB2CTL1  | 00h    |
| USCI synchronous control 0       | UCB2CTL0  | 01h    |
| USCI synchronous bit rate 0      | UCB2BR0   | 06h    |
| USCI synchronous bit rate 1      | UCB2BR1   | 07h    |
| USCI synchronous status          | UCB2STAT  | 0Ah    |
| USCI synchronous receive buffer  | UCB2RXBUF | 0Ch    |
| USCI synchronous transmit buffer | UCB2TXBUF | 0Eh    |
| USCI I2C own address             | UCB2I2COA | 10h    |
| USCI I2C slave address           | UCB2I2CSA | 12h    |
| USCI interrupt enable            | UCB2IE    | 1Ch    |
| USCI interrupt flags             | UCB2IFG   | 1Dh    |
| USCI interrupt vector word       | UCB2IV    | 1Eh    |

**Table 6-39. USCI\_A3 Registers (Base Address: 0680h)**

| REGISTER DESCRIPTION       | REGISTER   | OFFSET |
|----------------------------|------------|--------|
| USCI control 1             | UCA3CTL1   | 00h    |
| USCI control 0             | UCA3CTL0   | 01h    |
| USCI baud rate 0           | UCA3BR0    | 06h    |
| USCI baud rate 1           | UCA3BR1    | 07h    |
| USCI modulation control    | UCA3MCTL   | 08h    |
| USCI status                | UCA3STAT   | 0Ah    |
| USCI receive buffer        | UCA3RXBUF  | 0Ch    |
| USCI transmit buffer       | UCA3TXBUF  | 0Eh    |
| USCI LIN control           | UCA3ABCTL  | 10h    |
| USCI IrDA transmit control | UCA3IRTCTL | 12h    |
| USCI IrDA receive control  | UCA3IRRCTL | 13h    |
| USCI interrupt enable      | UCA3IE     | 1Ch    |
| USCI interrupt flags       | UCA3IFG    | 1Dh    |
| USCI interrupt vector word | UCA3IV     | 1Eh    |

**Table 6-40. USCI\_B3 Registers (Base Address: 06A0h)**


| REGISTER DESCRIPTION             | REGISTER  | OFFSET |
|----------------------------------|-----------|--------|
| USCI synchronous control 1       | UCB3CTL1  | 00h    |
| USCI synchronous control 0       | UCB3CTL0  | 01h    |
| USCI synchronous bit rate 0      | UCB3BR0   | 06h    |
| USCI synchronous bit rate 1      | UCB3BR1   | 07h    |
| USCI synchronous status          | UCB3STAT  | 0Ah    |
| USCI synchronous receive buffer  | UCB3RXBUF | 0Ch    |
| USCI synchronous transmit buffer | UCB3TXBUF | 0Eh    |
| USCI I2C own address             | UCB3I2COA | 10h    |
| USCI I2C slave address           | UCB3I2CSA | 12h    |
| USCI interrupt enable            | UCB3IE    | 1Ch    |
| USCI interrupt flags             | UCB3IFG   | 1Dh    |
| USCI interrupt vector word       | UCB3IV    | 1Eh    |

**Table 6-41. ADC12\_A Registers (Base Address: 0700h)**

| REGISTER DESCRIPTION           | REGISTER    | OFFSET |
|--------------------------------|-------------|--------|
| Control register 0             | ADC12CTL0   | 00h    |
| Control register 1             | ADC12CTL1   | 02h    |
| Control register 2             | ADC12CTL2   | 04h    |
| Interrupt-flag register        | ADC12IFG    | 0Ah    |
| Interrupt-enable register      | ADC12IE     | 0Ch    |
| Interrupt-vector-word register | ADC12IV     | 0Eh    |
| ADC memory-control register 0  | ADC12MCTL0  | 10h    |
| ADC memory-control register 1  | ADC12MCTL1  | 11h    |
| ADC memory-control register 2  | ADC12MCTL2  | 12h    |
| ADC memory-control register 3  | ADC12MCTL3  | 13h    |
| ADC memory-control register 4  | ADC12MCTL4  | 14h    |
| ADC memory-control register 5  | ADC12MCTL5  | 15h    |
| ADC memory-control register 6  | ADC12MCTL6  | 16h    |
| ADC memory-control register 7  | ADC12MCTL7  | 17h    |
| ADC memory-control register 8  | ADC12MCTL8  | 18h    |
| ADC memory-control register 9  | ADC12MCTL9  | 19h    |
| ADC memory-control register 10 | ADC12MCTL10 | 1Ah    |
| ADC memory-control register 11 | ADC12MCTL11 | 1Bh    |
| ADC memory-control register 12 | ADC12MCTL12 | 1Ch    |
| ADC memory-control register 13 | ADC12MCTL13 | 1Dh    |
| ADC memory-control register 14 | ADC12MCTL14 | 1Eh    |
| ADC memory-control register 15 | ADC12MCTL15 | 1Fh    |
| Conversion memory 0            | ADC12MEM0   | 20h    |
| Conversion memory 1            | ADC12MEM1   | 22h    |
| Conversion memory 2            | ADC12MEM2   | 24h    |
| Conversion memory 3            | ADC12MEM3   | 26h    |
| Conversion memory 4            | ADC12MEM4   | 28h    |
| Conversion memory 5            | ADC12MEM5   | 2Ah    |
| Conversion memory 6            | ADC12MEM6   | 2Ch    |
| Conversion memory 7            | ADC12MEM7   | 2Eh    |
| Conversion memory 8            | ADC12MEM8   | 30h    |
| Conversion memory 9            | ADC12MEM9   | 32h    |
| Conversion memory 10           | ADC12MEM10  | 34h    |
| Conversion memory 11           | ADC12MEM11  | 36h    |
| Conversion memory 12           | ADC12MEM12  | 38h    |
| Conversion memory 13           | ADC12MEM13  | 3Ah    |
| Conversion memory 14           | ADC12MEM14  | 3Ch    |
| Conversion memory 15           | ADC12MEM15  | 3Eh    |

## 6.10 Input/Output Schematics


### 6.10.1 Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger



**Table 6-42. Port P1 (P1.0 to P1.7) Pin Functions**

| PIN NAME (P1.x)  | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|------------------|---|------------|-------------------------|---------|
|                  |   |            | P1DIR.x                 | P1SEL.x |
| P1.0/TA0CLK/ACLK | 0 | P1.0 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.TA0CLK | 0                       | 1       |
|                  |   | ACLK       | 1                       | 1       |
| P1.1/TA0.0       | 1 | P1.1 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.CCI0A  | 0                       | 1       |
|                  |   | TA0.0      | 1                       | 1       |
| P1.2/TA0.1       | 2 | P1.2 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.CCI1A  | 0                       | 1       |
|                  |   | TA0.1      | 1                       | 1       |
| P1.3/TA0.2       | 3 | P1.3 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.CCI2A  | 0                       | 1       |
|                  |   | TA0.2      | 1                       | 1       |
| P1.4/TA0.3       | 4 | P1.4 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.CCI3A  | 0                       | 1       |
|                  |   | TA0.3      | 1                       | 1       |
| P1.5/TA0.4       | 5 | P1.5 (I/O) | I: 0; O: 1              | 0       |
|                  |   | TA0.CCI4A  | 0                       | 1       |
|                  |   | TA0.4      | 1                       | 1       |
| P1.6/SMCLK       | 6 | P1.6 (I/O) | I: 0; O: 1              | 0       |
|                  |   | SMCLK      | 1                       | 1       |
| P1.7             | 7 | P1.7 (I/O) | I: 0; O: 1              | 0       |

### 6.10.2 Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger



**Table 6-43. Port P2 (P2.0 to P2.7) Pin Functions**

| PIN NAME (P2.x)     | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|---------------------|---|------------|-------------------------|---------|
|                     |   |            | P2DIR.x                 | P2SEL.x |
| P2.0/TA1CLK/MCLK    | 0 | P2.0 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TA1CLK     | 0                       | 1       |
|                     |   | MCLK       | 1                       | 1       |
| P2.1/TA1.0          | 1 | P2.1 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TA1.CCI0A  | 0                       | 1       |
|                     |   | TA1.0      | 1                       | 1       |
| P2.2/TA1.1          | 2 | P2.2 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TA1.CCI1A  | 0                       | 1       |
|                     |   | TA1.1      | 1                       | 1       |
| P2.3/TA1.2          | 3 | P2.3 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TA1.CCI2A  | 0                       | 1       |
|                     |   | TA1.2      | 1                       | 1       |
| P2.4/RTCCLK         | 4 | P2.4 (I/O) | I: 0; O: 1              | 0       |
|                     |   | RTCCLK     | 1                       | 1       |
| P2.5                | 5 | P2.5 (I/O) | I: 0; O: 1              | 0       |
| P2.6/ACLK           | 6 | P2.6 (I/O) | I: 0; O: 1              | 0       |
|                     |   | ACLK       | 1                       | 1       |
| P2.7/ADC12CLK/DMAE0 | 7 | P2.7 (I/O) | I: 0; O: 1              | 0       |
|                     |   | DMAE0      | 0                       | 1       |
|                     |   | ADC12CLK   | 1                       | 1       |

### 6.10.3 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger





Table 6-44. Port P3 (P3.0 to P3.7) Pin Functions

| PIN NAME (P3.x)       | x | FUNCTION                            | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |
|-----------------------|---|-------------------------------------|--|---------|
|                       |   |                                     | P3DIR.x                                | P3SEL.x |
| P3.0/UCB0STE/UCA0CLK  | 0 | P3.0 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB0STE/UCA0CLK <sup>(2) (3)</sup>  | X                                      | 1       |
| P3.1/UCB0SIMO/UCB0SDA | 1 | P3.1 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB0SIMO/UCB0SDA <sup>(2) (4)</sup> | X                                      | 1       |
| P3.2/UCB0SOMI/UCB0SCL | 2 | P3.2 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB0SOMI/UCB0SCL <sup>(2) (4)</sup> | X                                      | 1       |
| P3.3/UCB0CLK/UCA0STE  | 3 | P3.3 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB0CLK/UCA0STE <sup>(2) (5)</sup>  | X                                      | 1       |
| P3.4/UCA0TXD/UCA0SIMO | 4 | P3.4 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA0TXD/UCA0SIMO <sup>(2)</sup>     | X                                      | 1       |
| P3.5/UCA0RXD/UCA0SOMI | 5 | P3.5 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA0RXD/UCA0SOMI <sup>(2)</sup>     | X                                      | 1       |
| P3.6/UCB1STE/UCA1CLK  | 6 | P3.6 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB1STE/UCA1CLK <sup>(2) (6)</sup>  | X                                      | 1       |
| P3.7/UCB1SIMO/UCB1SDA | 7 | P3.7 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB1SIMO/UCB1SDA <sup>(2) (4)</sup> | X                                      | 1       |

- (1) X = Don't care
- (2) The pin direction is controlled by the USCI module.
- (3) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI\_B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (4) If the I<sup>2</sup>C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.
- (5) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI\_A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (6) UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI\_B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



### 6.10.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger




**Table 6-45. Port P4 (P4.0 to P4.7) Pin Functions**

| PIN NAME (P4.x)   | x | FUNCTION                | CONTROL BITS OR SIGNALS |         |
|-------------------|---|-------------------------|-------------------------|---------|
|                   |   |                         | P4DIR.x                 | P4SEL.x |
| P4.0/TB0.0        | 0 | 4.0 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI0A and TB0.CCI0B | 0                       | 1       |
|                   |   | TB0.0 <sup>(1)</sup>    | 1                       | 1       |
| P4.1/TB0.1        | 1 | 4.1 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI1A and TB0.CCI1B | 0                       | 1       |
|                   |   | TB0.1 <sup>(1)</sup>    | 1                       | 1       |
| P4.2/TB0.2        | 2 | 4.2 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI2A and TB0.CCI2B | 0                       | 1       |
|                   |   | TB0.2 <sup>(1)</sup>    | 1                       | 1       |
| P4.3/TB0.3        | 3 | 4.3 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI3A and TB0.CCI3B | 0                       | 1       |
|                   |   | TB0.3 <sup>(1)</sup>    | 1                       | 1       |
| P4.4/TB0.5        | 4 | 4.4 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI4A and TB0.CCI4B | 0                       | 1       |
|                   |   | TB0.4 <sup>(1)</sup>    | 1                       | 1       |
| P4.5/TB0.5        | 5 | 4.5 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI5A and TB0.CCI5B | 0                       | 1       |
|                   |   | TB0.5 <sup>(1)</sup>    | 1                       | 1       |
| P4.6/TB0.6        | 6 | 4.6 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0.CCI6A and TB0.CCI6B | 0                       | 1       |
|                   |   | TB0.6 <sup>(1)</sup>    | 1                       | 1       |
| P4.7/TB0CLK/SMCLK | 7 | 4.7 (I/O)               | I: 0; O: 1              | 0       |
|                   |   | TB0CLK                  | 0                       | 1       |
|                   |   | SMCLK                   | 1                       | 1       |

(1) Setting TBOUTH causes all Timer\_B configured outputs to be set to high impedance.

### 6.10.5 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger




**Table 6-46. Port P5 (P5.0 and P5.1) Pin Functions**


| PIN NAME (P5.x)      | x | FUNCTION                  | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |        |
|----------------------|---|---------------------------|--|---------|--------|
|                      |   |                           | P5DIR.x                                | P5SEL.x | REFOUT |
| P5.0/A8/VREF+/VeREF+ | 0 | P5.0 (I/O) <sup>(2)</sup> | I: 0; O: 1                             | 0       | X      |
|                      |   | A8/VeREF+ <sup>(3)</sup>  | X                                      | 1       | 0      |
|                      |   | A8/VREF+ <sup>(4)</sup>   | X                                      | 1       | 1      |
| P5.1/A9/VREF-/VeREF- | 1 | P5.1 (I/O) <sup>(2)</sup> | I: 0; O: 1                             | 0       | X      |
|                      |   | A9/VeREF- <sup>(5)</sup>  | X                                      | 1       | 0      |
|                      |   | A9/VREF- <sup>(6)</sup>   | X                                      | 1       | 1      |

- (1) X = Don't care
- (2) Default condition
- (3) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12\_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12\_A, VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (5) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12\_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.
- (6) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12\_A, VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

### 6.10.6 Port P5, P5.2, Input/Output With Schmitt Trigger



### 6.10.7 Port P5, P5.3, Input/Output With Schmitt Trigger



**Table 6-47. Port P5 (P5.2 and P5.3) Pin Functions**

| PIN NAME (P5.x) | x | FUNCTION                           | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |           |
|-----------------|---|------------------------------------|--|---------|---------|-----------|
|                 |   |                                    | P5DIR.x                                | P5SEL.2 | P5SEL.3 | XT2BYPASS |
| P5.2/XT2IN      | 2 | P5.2 (I/O)                         | I: 0; O: 1                             | 0       | X       | X         |
|                 |   | XT2IN crystal mode <sup>(2)</sup>  | X                                      | 1       | X       | 0         |
|                 |   | XT2IN bypass mode <sup>(2)</sup>   | X                                      | 1       | X       | 1         |
| P5.3/XT2OUT     | 3 | P5.3 (I/O)                         | I: 0; O: 1                             | 0       | 0       | X         |
|                 |   | XT2OUT crystal mode <sup>(3)</sup> | X                                      | 1       | X       | 0         |
|                 |   | P5.3 (I/O) <sup>(3)</sup>          | X                                      | 1       | 0       | 1         |

- (1) X = Don't care  
(2) Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.  
(3) Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.

### 6.10.8 Port P5, P5.4 to P5.7, Input/Output With Schmitt Trigger




Table 6-48. Port P5 (P5.4 to P5.7) Pin Functions

| PIN NAME (P5.x)       | x | FUNCTION                            | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |
|-----------------------|---|-------------------------------------|--|---------|
|                       |   |                                     | P5DIR.x                                | P5SEL.x |
| P5.4/UCB1SOMI/UCB1SCL | 4 | P5.4 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB1SOMI/UCB1SCL <sup>(2) (3)</sup> | X                                      | 1       |
| P5.5/UCB1CLK/UCA1STE  | 5 | P5.5 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB1CLK/UCA1STE <sup>(2) (4)</sup>  | X                                      | 1       |
| P5.6/UCA1TXD/UCA1SIMO | 6 | P5.6 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA1TXD/UCA1SIMO <sup>(2)</sup>     | X                                      | 1       |
| P5.7/UCA1RXD/UCA1SOMI | 7 | P5.7 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA1RXD/UCA1SOMI <sup>(2)</sup>     | X                                      | 1       |

(1) X = Don't care

(2) The pin direction is controlled by the USCI module.

(3) If the I<sup>2</sup>C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.

(4) UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output, USCI\_A1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.





**Table 6-49. Port P6 (P6.0 to P6.7) Pin Functions**


| PIN NAME (P6.x) | x | FUNCTION                  | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |       |
|-----------------|---|---------------------------|--|---------|-------|
|                 |   |                           | P6DIR.x                                | P6SEL.x | INCHx |
| P6.0/A0         | 0 | P6.0 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A0 <sup>(2) (3)</sup>     | X                                      | X       | 0     |
| P6.1/A1         | 1 | P6.1 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A1 <sup>(2) (3)</sup>     | X                                      | X       | 1     |
| P6.2/A2         | 2 | P6.2 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A2 <sup>(2) (3)</sup>     | X                                      | X       | 2     |
| P6.3/A3         | 3 | P6.3 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A3 <sup>(2) (3)</sup>     | X                                      | X       | 3     |
| P6.4/A4         | 4 | P6.4 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A4 <sup>(2) (3)</sup>     | X                                      | X       | 4     |
| P6.5/A5         | 5 | P6.5 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A5 <sup>(1) (2) (3)</sup> | X                                      | X       | 5     |
| P6.6/A6         | 6 | P6.6 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A6 <sup>(2) (3)</sup>     | X                                      | X       | 6     |
| P6.7/A7         | 7 | P6.7 (I/O)                | I: 0; O: 1                             | 0       | X     |
|                 |   | A7 <sup>(2) (3)</sup>     | X                                      | X       | 7     |

(1) X = Don't care

(2) Setting the P6SEL.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) The ADC12\_A channel Ax is connected internally to AV<sub>SS</sub> if not selected by the respective INCHx bits.

### 6.10.10 Port P7, P7.0, Input/Output With Schmitt Trigger



### 6.10.11 Port P7, P7.1, Input/Output With Schmitt Trigger




Table 6-50. Port P7 (P7.0 and P7.1) Pin Functions

| PIN NAME (P7.x) | x | FUNCTION                         | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |         |           |
|-----------------|---|----------------------------------|--|---------|---------|-----------|
|                 |   |                                  | P7DIR.x                                | P7SEL.0 | P7SEL.1 | XT1BYPASS |
| P7.0/XIN        | 0 | P7.0 (I/O)                       | I: 0; O: 1                             | 0       | X       | X         |
|                 |   | XIN crystal mode <sup>(2)</sup>  | X                                      | 1       | X       | 0         |
|                 |   | XIN bypass mode <sup>(2)</sup>   | X                                      | 1       | X       | 1         |
| P7.1/XOUT       | 1 | P7.1 (I/O)                       | I: 0; O: 1                             | 0       | 0       | X         |
|                 |   | XOUT crystal mode <sup>(3)</sup> | X                                      | 1       | X       | 0         |
|                 |   | P7.1 (I/O) <sup>(3)</sup>        | X                                      | 1       | 0       | 1         |

(1) X = Don't care

(2) Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

(3) Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.

### 6.10.12 Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger




Table 6-51. Port P7 (P7.2 and P7.3) Pin Functions

| PIN NAME (P7.x)     | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|---------------------|---|------------|-------------------------|---------|
|                     |   |            | P7DIR.x                 | P7SEL.x |
| P7.2/TB0OUTH/SVMOUT | 2 | P7.2 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TB0OUTH    | 0                       | 1       |
|                     |   | SVMOUT     | 1                       | 1       |
| P7.3/TA1.2          | 3 | P7.3 (I/O) | I: 0; O: 1              | 0       |
|                     |   | TA1.CCI2B  | 0                       | 1       |
|                     |   | TA1.2      | 1                       | 1       |

6.10.13 Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger




Table 6-52. Port P7 (P7.4 to P7.7) Pin Functions

| PIN NAME (P7.x) | x | FUNCTION               | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |       |
|-----------------|---|------------------------|--|---------|-------|
|                 |   |                        | P7DIR.x                                | P7SEL.x | INCHx |
| P7.4/A12        | 4 | P7.4 (I/O)             | I: 0; O: 1                             | 0       | X     |
|                 |   | A12 <sup>(2) (3)</sup> | X                                      | X       | 12    |
| P7.5/A13        | 5 | P7.5 (I/O)             | I: 0; O: 1                             | 0       | X     |
|                 |   | A13 <sup>(2) (3)</sup> | X                                      | X       | 13    |
| P7.6/A14        | 6 | P7.6 (I/O)             | I: 0; O: 1                             | 0       | X     |
|                 |   | A14 <sup>(2) (3)</sup> | X                                      | X       | 14    |
| P7.7/A15        | 7 | P7.7 (I/O)             | I: 0; O: 1                             | 0       | X     |
|                 |   | A15 <sup>(2) (3)</sup> | X                                      | X       | 15    |

- (1) X = Don't care
- (2) Setting the P7SEL.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- (3) The ADC12\_A channel Ax is connected internally to AV<sub>SS</sub> if not selected by the respective INCHx bits.

### 6.10.14 Port P8, P8.0 to P8.7, Input/Output With Schmitt Trigger




Table 6-53. Port P8 (P8.0 to P8.7) Pin Functions

| PIN NAME (P8.x) | x | FUNCTION   | CONTROL BITS OR SIGNALS |         |
|-----------------|---|------------|-------------------------|---------|
|                 |   |            | P8DIR.x                 | P8SEL.x |
| P8.0/TA0.0      | 0 | P8.0 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA0.CCI0B  | 0                       | 1       |
|                 |   | TA0.0      | 1                       | 1       |
| P8.1/TA0.1      | 1 | P8.1 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA0.CCI1B  | 0                       | 1       |
|                 |   | TA0.1      | 1                       | 1       |
| P8.2/TA0.2      | 2 | P8.2 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA0.CCI2B  | 0                       | 1       |
|                 |   | TA0.2      | 1                       | 1       |
| P8.3/TA0.3      | 3 | P8.3 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA0.CCI3B  | 0                       | 1       |
|                 |   | TA0.3      | 1                       | 1       |
| P8.4/TA0.4      | 4 | P8.4 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA0.CCI4B  | 0                       | 1       |
|                 |   | TA0.4      | 1                       | 1       |
| P8.5/TA1.0      | 5 | P8.5 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA1.CCI0B  | 0                       | 1       |
|                 |   | TA1.0      | 1                       | 1       |
| P8.6/TA1.1      | 6 | P8.6 (I/O) | I: 0; O: 1              | 0       |
|                 |   | TA1.CCI1B  | 0                       | 1       |
|                 |   | TA1.1      | 1                       | 1       |
| P8.7            | 7 | P8.7 (I/O) | I: 0; O: 1              | 0       |

6.10.15 Port P9, P9.0 to P9.7, Input/Output With Schmitt Trigger




Table 6-54. Port P9 (P9.0 to P9.7) Pin Functions

| PIN NAME (P9.x)       | x | FUNCTION                            | CONTROL BITS OR SIGNALS <sup>(1)</sup> |         |
|-----------------------|---|-------------------------------------|--|---------|
|                       |   |                                     | P9DIR.x                                | P9SEL.x |
| P9.0/UCB2STE/UCA2CLK  | 0 | P9.0 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB2STE/UCA2CLK <sup>(2) (3)</sup>  | X                                      | 1       |
| P9.1/UCB2SIMO/UCB2SDA | 1 | P9.1 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB2SIMO/UCB2SDA <sup>(2) (4)</sup> | X                                      | 1       |
| P9.2/UCB2SOMI/UCB2SCL | 2 | P9.2 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB2SOMI/UCB2SCL <sup>(2) (4)</sup> | X                                      | 1       |
| P9.3/UCB2CLK/UCA2STE  | 3 | P9.3 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCB2CLK/UCA2STE <sup>(2) (5)</sup>  | X                                      | 1       |
| P9.4/UCA2TXD/UCA2SIMO | 4 | P9.4 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA2TXD/UCA2SIMO <sup>(2)</sup>     | X                                      | 1       |
| P9.5/UCA2RXD/UCA2SOMI | 5 | P9.5 (I/O)                          | I: 0; O: 1                             | 0       |
|                       |   | UCA2RXD/UCA2SOMI <sup>(2)</sup>     | X                                      | 1       |
| P9.6                  | 6 | P9.6 (I/O)                          | I: 0; O: 1                             | 0       |
| P9.7                  | 7 | P9.7 (I/O)                          | I: 0; O: 1                             | 0       |

(1) X = Don't care

(2) The pin direction is controlled by the USCI module.

(3) UCA2CLK function takes precedence over UCB2STE function. If the pin is required as UCA2CLK input or output, USCI\_B2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(4) If the I<sup>2</sup>C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.

(5) UCB2CLK function takes precedence over UCA2STE function. If the pin is required as UCB2CLK input or output, USCI\_A2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

### 6.10.16 Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger




Table 6-55. Port P10 (P10.0 to P10.7) Pin Functions

| PIN NAME (P10.x)       | x | FUNCTION                            | CONTROL BITS OR SIGNALS <sup>(1)</sup> |          |
|------------------------|---|-------------------------------------|--|----------|
|                        |   |                                     | P10DIR.x                               | P10SEL.x |
| P10.0/UCB3STE/UCA3CLK  | 0 | P10.0 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCB3STE/UCA3CLK <sup>(2) (3)</sup>  | X                                      | 1        |
| P10.1/UCB3SIMO/UCB3SDA | 1 | P10.1 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCB3SIMO/UCB3SDA <sup>(2) (4)</sup> | X                                      | 1        |
| P10.2/UCB3SOMI/UCB3SCL | 2 | P10.2 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCB3SOMI/UCB3SCL <sup>(2) (4)</sup> | X                                      | 1        |
| P10.3/UCB3CLK/UCA3STE  | 3 | P10.3 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCB3CLK/UCA3STE <sup>(2) (5)</sup>  | X                                      | 1        |
| P10.4/UCA3TXD/UCA3SIMO | 4 | P10.4 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCA3TXD/UCA3SIMO <sup>(2)</sup>     | X                                      | 1        |
| P10.5/UCA3RXD/UCA3SOMI | 5 | P10.5 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | UCA3RXD/UCA3SOMI <sup>(2)</sup>     | X                                      | 1        |
| P10.6                  | 6 | P10.6 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | Reserved <sup>(6)</sup>             | X                                      | 1        |
| P10.7                  | 7 | P10.7 (I/O)                         | I: 0; O: 1                             | 0        |
|                        |   | Reserved <sup>(6)</sup>             | x                                      | 1        |

- (1) X = Don't care
- (2) The pin direction is controlled by the USCI module.
- (3) UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI\_B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (4) If the I<sup>2</sup>C functionality is selected, the output drives only the logical 0 to V<sub>SS</sub> level.
- (5) UCB3CLK function takes precedence over UCA3STE function. If the pin is required as UCB3CLK input or output, USCI\_A3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.
- (6) The secondary function on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.



6.10.17 Port P11, P11.0 to P11.2, Input/Output With Schmitt Trigger






Table 6-56. Port P11 (P11.0 to P11.2) Pin Functions

| PIN NAME (P11.x) | x | FUNCTION    | CONTROL BITS OR SIGNALS |          |
|------------------|---|-------------|-------------------------|----------|
|                  |   |             | P11DIR.x                | P11SEL.x |
| P11.0/ACLK       | 0 | P11.0 (I/O) | I: 0; O: 1              | 0        |
|                  |   | ACLK        | 1                       | 1        |
| P11.1/MCLK       | 1 | P11.1 (I/O) | I: 0; O: 1              | 0        |
|                  |   | MCLK        | 1                       | 1        |
| P11.2/SMCLK      | 2 | P11.2 (I/O) | I: 0; O: 1              | 0        |
|                  |   | SMCLK       | 1                       | 1        |

### 6.10.18 Port J, J.0 JTAG Pin TDO, Input/Output With Schmitt Trigger or Output



### 6.10.19 Port J, J.1 to J.3 JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output



**Table 6-57. Port PJ (PJ.0 to PJ.3) Pin Functions**

| PIN NAME (PJ.x) | x | FUNCTION                    | CONTROL BITS/<br>SIGNALS <sup>(1)</sup> |
|-----------------|---|-----------------------------|---|
|                 |   |                             | PJDIR.x                                 |
| PJ.0/TDO        | 0 | PJ.0 (I/O) <sup>(2)</sup>   | I: 0; O: 1                              |
|                 |   | TDO <sup>(3)</sup>          | X                                       |
| PJ.1/TDI/TCLK   | 1 | PJ.1 (I/O) <sup>(2)</sup>   | I: 0; O: 1                              |
|                 |   | TDI/TCLK <sup>(3) (4)</sup> | X                                       |
| PJ.2/TMS        | 2 | PJ.2 (I/O) <sup>(2)</sup>   | I: 0; O: 1                              |
|                 |   | TMS <sup>(3) (4)</sup>      | X                                       |
| PJ.3/TCK        | 3 | PJ.3 (I/O) <sup>(2)</sup>   | I: 0; O: 1                              |
|                 |   | TCK <sup>(3) (4)</sup>      | X                                       |

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module.

(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.

## 6.11 Device Descriptors (TLV)

Table 6-58 shows the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

**Table 6-58. Device Descriptor Table<sup>(1)</sup>**

|                                       | DESCRIPTION                  | ADDRESS               | SIZE<br>(bytes) | VALUE      |            |            |            |            |            |
|---------------------------------------|------------------------------|-----------------------|-----------------|------------|------------|------------|------------|------------|------------|
|                                       |                              |                       |                 | F5438A     | F5437A     | F5436A     | F5435A     | F5419A     | F5418A     |
| <b>Info Block</b>                     | Info length                  | 01A00h                | 1               | 06h        | 06h        | 06h        | 06h        | 06h        | 06h        |
|                                       | CRC length                   | 01A01h                | 1               | 06h        | 06h        | 06h        | 06h        | 06h        | 06h        |
|                                       | CRC value                    | 01A02h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | Device ID                    | 01A04h                | 1               | 05h        | 04h        | 03h        | 02h        | 01h        | 00h        |
|                                       | Device ID                    | 01A05h                | 1               | 80h        | 80h        | 80h        | 80h        | 80h        | 80h        |
|                                       | Hardware revision            | 01A06h                | 1               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | Firmware revision            | 01A07h                | 1               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| <b>Die Record</b>                     | Die Record Tag               | 01A08h                | 1               | 08h        | 08h        | 08h        | 08h        | 08h        | 08h        |
|                                       | Die Record length            | 01A09h                | 1               | 0Ah        | 0Ah        | 0Ah        | 0Ah        | 0Ah        | 0Ah        |
|                                       | Lot/Wafer ID                 | 01A0Ah                | 4               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | Die X position               | 01A0Eh                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | Die Y position               | 01A10h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | Test results                 | 01A12h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | <b>ADC12 Calibration</b>     | ADC12 Calibration Tag | 01A14h          | 1          | 11h        | 11h        | 11h        | 11h        | 11h        |
| ADC12 Calibration length              |                              | 01A15h                | 1               | 10h        | 10h        | 10h        | 10h        | 10h        | 10h        |
| ADC Gain Factor                       |                              | 01A16h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC Offset                            |                              | 01A18h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 1.5-V Reference Temp. Sensor 30°C |                              | 01A1Ah                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 1.5-V Reference Temp. Sensor 85°C |                              | 01A1Ch                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 2.0-V Reference Temp. Sensor 30°C |                              | 01A1Eh                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 2.0-V Reference Temp. Sensor 85°C |                              | 01A20h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 2.5-V Reference Temp. Sensor 30°C |                              | 01A22h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| ADC 2.5-V Reference Temp. Sensor 85°C |                              | 01A24h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| <b>REF Calibration</b>                | REF Calibration Tag          | 01A26h                | 1               | 12h        | 12h        | 12h        | 12h        | 12h        | 12h        |
|                                       | REF Calibration length       | 01A27h                | 1               | 06h        | 06h        | 06h        | 06h        | 06h        | 06h        |
|                                       | REF 1.5-V Reference          | 01A28h                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | REF 2.0-V Reference          | 01A2Ah                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
|                                       | REF 2.5-V Reference          | 01A2Ch                | 2               | per unit   | per unit   | per unit   | per unit   | per unit   | per unit   |
| <b>Peripheral Descriptor</b>          | Peripheral Descriptor Tag    | 01A2Eh                | 1               | 02h        | 02h        | 02h        | 02h        | 02h        | 02h        |
|                                       | Peripheral Descriptor Length | 01A2Fh                | 1               | 61h        | 059h       | 62h        | 5Ah        | 61h        | 59h        |
|                                       | Memory 1                     |                       | 2               | 08h<br>8Ah | 08h<br>8Ah | 08h<br>8Ah | 08h<br>8Ah | 08h<br>8Ah | 08h<br>8Ah |
|                                       | Memory 2                     |                       | 2               | 0Ch<br>86h | 0Ch<br>86h | 0Ch<br>86h | 0Ch<br>86h | 0Ch<br>86h | 0Ch<br>86h |

(1) NA = Not applicable

**Table 6-58. Device Descriptor Table<sup>(1)</sup> (continued)**

|  | DESCRIPTION        | ADDRESS | SIZE<br>(bytes) | VALUE      |            |            |            |            |            |
|--|--------------------|---------|-----------------|------------|------------|------------|------------|------------|------------|
|  |                    |         |                 | F5438A     | F5437A     | F5436A     | F5435A     | F5419A     | F5418A     |
|  | Memory 3           |         | 2               | 0Eh<br>30h | 0Eh<br>30h | 0Eh<br>30h | 0Eh<br>30h | 0Eh<br>30h | 0Eh<br>30h |
|  | Memory 4           |         | 2               | 2Eh<br>98h | 2Eh<br>98h | 2Eh<br>97h | 2Eh<br>97h | 2Eh<br>96h | 2Eh<br>96h |
|  | Memory 5           |         | 0/1             | NA         | NA         | 94h        | 94h        | NA         | NA         |
|  | delimiter          |         | 1               | 00h        | 00h        | 00h        | 00h        | 00h        | 00h        |
|  | Peripheral count   |         | 1               | 21h        | 1Dh        | 21h        | 1Dh        | 21h        | 1Dh        |
|  | MSP430CPUXV2       |         | 2               | 00h<br>23h | 00h<br>23h | 00h<br>23h | 00h<br>23h | 00h<br>23h | 00h<br>23h |
|  | SBW                |         | 2               | 00h<br>0Fh | 00h<br>0Fh | 00h<br>0Fh | 00h<br>0Fh | 00h<br>0Fh | 00h<br>0Fh |
|  | EEM-8              |         | 2               | 00h<br>05h | 00h<br>05h | 00h<br>05h | 00h<br>05h | 00h<br>05h | 00h<br>05h |
|  | TI BSL             |         | 2               | 00h<br>FCh | 00h<br>FCh | 00h<br>FCh | 00h<br>FCh | 00h<br>FCh | 00h<br>FCh |
|  | Package            |         | 2               | 00h<br>1Fh | 00h<br>1Fh | 00h<br>1Fh | 00h<br>1Fh | 00h<br>1Fh | 00h<br>1Fh |
|  | SFR                |         | 2               | 10h<br>41h | 10h<br>41h | 10h<br>41h | 10h<br>41h | 10h<br>41h | 10h<br>41h |
|  | PMM                |         | 2               | 02h<br>30h | 02h<br>30h | 02h<br>30h | 02h<br>30h | 02h<br>30h | 02h<br>30h |
|  | FCTL               |         | 2               | 02h<br>38h | 02h<br>38h | 02h<br>38h | 02h<br>38h | 02h<br>38h | 02h<br>38h |
|  | CRC16-straight     |         | 2               | 01h<br>3Ch | 01h<br>3Ch | 01h<br>3Ch | 01h<br>3Ch | 01h<br>3Ch | 01h<br>3Ch |
|  | CRC16-bit reversed |         | 2               | 00h<br>3Dh | 00h<br>3Dh | 00h<br>3Dh | 00h<br>3Dh | 00h<br>3Dh | 00h<br>3Dh |
|  | RAMCTL             |         | 2               | 00h<br>44h | 00h<br>44h | 00h<br>44h | 00h<br>44h | 00h<br>44h | 00h<br>44h |
|  | WDT_A              |         | 2               | 00h<br>40h | 00h<br>40h | 00h<br>40h | 00h<br>40h | 00h<br>40h | 00h<br>40h |
|  | UCS                |         | 2               | 01h<br>48h | 01h<br>48h | 01h<br>48h | 01h<br>48h | 01h<br>48h | 01h<br>48h |
|  | SYS                |         | 2               | 02h<br>42h | 02h<br>42h | 02h<br>42h | 02h<br>42h | 02h<br>42h | 02h<br>42h |
|  | REF                |         | 2               | 03h<br>A0h | 03h<br>A0h | 03h<br>A0h | 03h<br>A0h | 03h<br>A0h | 03h<br>A0h |
|  | Port 1/2           |         | 2               | 05h<br>51h | 05h<br>51h | 05h<br>51h | 05h<br>51h | 05h<br>51h | 05h<br>51h |
|  | Port 3/4           |         | 2               | 02h<br>52h | 02h<br>52h | 02h<br>52h | 02h<br>52h | 02h<br>52h | 02h<br>52h |
|  | Port 5/6           |         | 2               | 02h<br>53h | 02h<br>53h | 02h<br>53h | 02h<br>53h | 02h<br>53h | 02h<br>53h |
|  | Port 7/8           |         | 2               | 02h<br>54h | 02h<br>54h | 02h<br>54h | 02h<br>54h | 02h<br>54h | 02h<br>54h |
|  | Port 9/10          |         | 2               | 02h<br>55h | NA         | 02h<br>55h | NA         | 02h<br>55h | NA         |
|  | Port 11/12         |         | 2               | 02h<br>56h | NA         | 02h<br>56h | NA         | 02h<br>56h | NA         |
|  | JTAG               |         | 2               | 08h<br>5Fh | 0Ch<br>5Fh | 08h<br>5Fh | 0Ch<br>5Fh | 08h<br>5Fh | 0Ch<br>5Fh |
|  | TA0                |         | 2               | 02h<br>62h | 02h<br>62h | 02h<br>62h | 02h<br>62h | 02h<br>62h | 02h<br>62h |

Table 6-58. Device Descriptor Table<sup>(1)</sup> (continued)

|                   | DESCRIPTION   | ADDRESS | SIZE<br>(bytes) | VALUE      |            |            |            |            |            |
|-------------------|---------------|---------|-----------------|------------|------------|------------|------------|------------|------------|
|                   |               |         |                 | F5438A     | F5437A     | F5436A     | F5435A     | F5419A     | F5418A     |
|                   | TA1           |         | 2               | 04h<br>61h | 04h<br>61h | 04h<br>61h | 04h<br>61h | 04h<br>61h | 04h<br>61h |
|                   | TB0           |         | 2               | 04h<br>67h | 04h<br>67h | 04h<br>67h | 04h<br>67h | 04h<br>67h | 04h<br>67h |
|                   | RTC           |         | 2               | 0Eh<br>68h | 0Eh<br>68h | 0Eh<br>68h | 0Eh<br>68h | 0Eh<br>68h | 0Eh<br>68h |
|                   | MPY32         |         | 2               | 02h<br>85h | 02h<br>85h | 02h<br>85h | 02h<br>85h | 02h<br>85h | 02h<br>85h |
|                   | DMA-3         |         | 2               | 04h<br>47h | 04h<br>47h | 04h<br>47h | 04h<br>47h | 04h<br>47h | 04h<br>47h |
|                   | USCI_A/B      |         | 2               | 0Ch<br>90h | 0Ch<br>90h | 0Ch<br>90h | 0Ch<br>90h | 0Ch<br>90h | 0Ch<br>90h |
|                   | USCI_A/B      |         | 2               | 04h<br>90h | 04h<br>90h | 04h<br>90h | 04h<br>90h | 04h<br>90h | 04h<br>90h |
|                   | USCI_A/B      |         | 2               | 04h<br>90h | NA         | 04h<br>90h | NA         | 04h<br>90h | NA         |
|                   | USCI_A/B      |         | 2               | 04h<br>90h | NA         | 04h<br>90h | NA         | 04h<br>90h | NA         |
|                   | ADC12_A       |         | 2               | 08h<br>D1h | 10h<br>D1h | 08h<br>D1h | 10h<br>D1h | 08h<br>D1h | 10h<br>D1h |
| <b>Interrupts</b> | TB0.CCIFG0    |         | 1               | 64h        | 64h        | 64h        | 64h        | 64h        | 64h        |
|                   | TB0.CCIFG1..6 |         | 1               | 65h        | 65h        | 65h        | 65h        | 65h        | 65h        |
|                   | WDTIFG        |         | 1               | 40h        | 40h        | 40h        | 40h        | 40h        | 40h        |
|                   | USCI_A0       |         | 1               | 90h        | 90h        | 90h        | 90h        | 90h        | 90h        |
|                   | USCI_B0       |         | 1               | 91h        | 91h        | 91h        | 91h        | 91h        | 91h        |
|                   | ADC12_A       |         | 1               | D0h        | D0h        | D0h        | D0h        | D0h        | D0h        |
|                   | TA0.CCIFG0    |         | 1               | 60h        | 60h        | 60h        | 60h        | 60h        | 60h        |
|                   | TA0.CCIFG1..4 |         | 1               | 61h        | 61h        | 61h        | 61h        | 61h        | 61h        |
|                   | USCI_A2       |         | 1               | 94h        | 01h        | 94h        | 01h        | 94h        | 01h        |
|                   | USCI_B2       |         | 1               | 95h        | 01h        | 95h        | 01h        | 95h        | 01h        |
|                   | DMA           |         | 1               | 46h        | 46h        | 46h        | 46h        | 46h        | 46h        |
|                   | TA1.CCIFG0    |         | 1               | 62h        | 62h        | 62h        | 62h        | 62h        | 62h        |
|                   | TA1.CCIFG1..2 |         | 1               | 63h        | 63h        | 63h        | 63h        | 63h        | 63h        |
|                   | P1            |         | 1               | 50h        | 50h        | 50h        | 50h        | 50h        | 50h        |
|                   | USCI_A1       |         | 1               | 92h        | 92h        | 92h        | 92h        | 92h        | 92h        |
|                   | USCI_B1       |         | 1               | 93h        | 93h        | 93h        | 93h        | 93h        | 93h        |
|                   | USCI_A3       |         | 1               | 96h        | 01h        | 96h        | 01h        | 96h        | 01h        |
|                   | USCI_B3       |         | 1               | 97h        | 01h        | 97h        | 01h        | 97h        | 01h        |
|                   | P2            |         | 1               | 51h        | 51h        | 51h        | 51h        | 51h        | 51h        |
|                   | RTC_A         |         | 1               | 68h        | 68h        | 68h        | 68h        | 68h        | 68h        |
|                   | delimiter     |         | 1               | 00h        | 00h        | 00h        | 00h        | 00h        | 00h        |

## 7 Device and Documentation Support

### 7.1 Device Support

#### 7.1.1 Getting Started

For an introduction to the MSP430™ family of devices and the tools and libraries that are available to help with your development, visit the [Getting Started page](#).

#### 7.1.2 Development Tools Support

All MSP430™ microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

##### 7.1.2.1 Hardware Features

See the *Code Composer Studio for MSP430 User's Guide* ([SLAU157](#)) for details on the available features.

| MSP430 Architecture | 4-Wire JTAG | 2-Wire JTAG | Break-points (N) | Range Break-points | Clock Control | State Sequencer | Trace Buffer | LPMx.5 Debugging Support |
|---------------------|-------------|-------------|------------------|--------------------|---------------|-----------------|--------------|--------------------------|
| MSP430Xv2           | Yes         | Yes         | 8                | Yes                | Yes           | Yes             | Yes          | No                       |

##### 7.1.2.2 Recommended Hardware Options

###### 7.1.2.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

| Package           | Target Board and Programmer Bundle | Target Board Only                |
|-------------------|------------------------------------|----------------------------------|
| 100-pin LQFP (PZ) | <a href="#">MSP-FET430U5x100</a>   | <a href="#">MSP-TS430PZ5x100</a> |

###### 7.1.2.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See [www.ti.com/msp430tools](http://www.ti.com/msp430tools) for details.

###### 7.1.2.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

###### 7.1.2.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

| Part Number              | PC Port        | Features  | Provider          |
|--------------------------|----------------|---|-------------------|
| <a href="#">MSP-GANG</a> | Serial and USB | Program up to eight devices at a time. Works with PC or standalone. | Texas Instruments |

##### 7.1.2.3 Recommended Software Options

###### 7.1.2.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available.

This device is supported by Code Composer Studio™ IDE (CCS).

### 7.1.2.3.2 *MSP430Ware*

[MSP430Ware](#) is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware is available as a component of CCS or as a standalone package.

### 7.1.2.3.3 *SYS/BIOS*

[SYS/BIOS](#) is an advanced real-time operating system for the MSP430 microcontrollers. It features preemptive deterministic multi-tasking, hardware abstraction, memory management, and real-time analysis. SYS/BIOS is available free of charge and is provided with full source code.

### 7.1.2.3.4 *Command-Line Programmer*

[MSP430 Flasher](#) is an open-source, shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 microcontroller without the need for an IDE.

## 7.1.3 *Device and Development Tool Nomenclature*

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5438A). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

**XMS** – Experimental device that is not necessarily representative of the electrical specifications for the final device

**PMS** – Final silicon die that conforms to the electrical specifications for the device but has not completed quality and reliability verification

**MSP** – Fully qualified production device

Support tool development evolutionary flow:

**MSPX** – Development-support product that has not yet completed TI's internal qualification testing.

**MSP** – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). [Figure 7-1](#) provides a legend for reading the complete device name for any family member.






Figure 7-1. Device Nomenclature

## 7.2 Documentation Support

The following documents describe the MSP430F543xA and MSP430F541xA devices. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com).

- [SLAU208](#) **MSP430x5xx and MSP430x6xx Family User's Guide.** Detailed information on the modules and peripherals available in this device family.
- [SLAZ290](#) **MSP430F5438A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.
- [SLAZ288](#) **MSP430F5437A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.
- [SLAZ286](#) **MSP430F5436A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.
- [SLAZ284](#) **MSP430F5435A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.
- [SLAZ282](#) **MSP430F5419A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.
- [SLAZ280](#) **MSP430F5418A Device Erratasheet.** Describes the known exceptions to the functional specifications for all silicon revisions of this device.

## 7.3 Related Links

[Table 7-1](#) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 7-1. Related Links**

| PARTS        | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|--------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| MSP430F5438A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430F5437A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430F5436A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430F5435A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430F5419A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430F5418A | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

## 7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### [TI E2E™ Community](#)

*TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

### [TI Embedded Processors Wiki](#)

*Texas Instruments Embedded Processors Wiki.* Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 7.5 Trademarks

MSP430, MicroStar Junior, Code Composer Studio, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

## 7.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device  | Status<br>(1) | Package Type               | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|-------------------|---------------|----------------------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430F5418AIPN   | ACTIVE        | LQFP                       | PN                 | 80   | 119            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5418A              | <a href="#">Samples</a> |
| MSP430F5418AIPNR  | ACTIVE        | LQFP                       | PN                 | 80   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5418A              | <a href="#">Samples</a> |
| MSP430F5419AIPZ   | ACTIVE        | LQFP                       | PZ                 | 100  | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5419A              | <a href="#">Samples</a> |
| MSP430F5419AIPZR  | ACTIVE        | LQFP                       | PZ                 | 100  | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5419A              | <a href="#">Samples</a> |
| MSP430F5419AIZQWR | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZQW                | 113  | 2500           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  | -40 to 85    | M430F5419A              | <a href="#">Samples</a> |
| MSP430F5419AIZQWT | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZQW                | 113  | 250            | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  |              | M430F5419A              | <a href="#">Samples</a> |
| MSP430F5435AIPN   | ACTIVE        | LQFP                       | PN                 | 80   | 119            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5435A              | <a href="#">Samples</a> |
| MSP430F5435AIPNR  | ACTIVE        | LQFP                       | PN                 | 80   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5435A              | <a href="#">Samples</a> |
| MSP430F5436AIPZ   | ACTIVE        | LQFP                       | PZ                 | 100  | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5436A              | <a href="#">Samples</a> |
| MSP430F5436AIPZR  | ACTIVE        | LQFP                       | PZ                 | 100  | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5436A              | <a href="#">Samples</a> |
| MSP430F5436AIZQWR | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZQW                | 113  | 2500           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  | -40 to 85    | M430F5436A              | <a href="#">Samples</a> |
| MSP430F5436AIZQWT | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZQW                | 113  | 250            | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  |              | M430F5436A              | <a href="#">Samples</a> |
| MSP430F5437AIPN   | ACTIVE        | LQFP                       | PN                 | 80   | 119            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5437A              | <a href="#">Samples</a> |
| MSP430F5437AIPNR  | ACTIVE        | LQFP                       | PN                 | 80   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5437A              | <a href="#">Samples</a> |
| MSP430F5438AIPZ   | ACTIVE        | LQFP                       | PZ                 | 100  | 90             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5438A              | <a href="#">Samples</a> |

| Orderable Device  | Status<br>(1) | Package Type         | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|-------------------|---------------|----------------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430F5438AIPZR  | ACTIVE        | LQFP                 | PZ              | 100  | 1000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 85    | M430F5438A              | <a href="#">Samples</a> |
| MSP430F5438AIZQWR | ACTIVE        | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500        | Green (RoHS & no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  | -40 to 85    | M430F5438A              | <a href="#">Samples</a> |
| MSP430F5438AIZQWT | ACTIVE        | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250         | Green (RoHS & no Sb/Br) | SNAGCU                  | Level-3-260C-168 HR  | -40 to 85    | M430F5438A              | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF MSP430F5438A :**

- Enhanced Product: [MSP430F5438A-EP](#)


**NOTE: Qualified Version Definitions:**

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device            | Package Type         | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430F5418AIPNR  | LQFP                 | PN              | 80   | 1000 | 330.0              | 24.4               | 15.0    | 15.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430F5419AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |
| MSP430F5419AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |
| MSP430F5436AIPZR  | LQFP                 | PZ              | 100  | 1000 | 330.0              | 24.4               | 17.0    | 17.0    | 2.1     | 20.0    | 24.0   | Q2            |
| MSP430F5436AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |
| MSP430F5436AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |
| MSP430F5438AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |

| Device            | Package Type         | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------|-----------------|------|-----|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430F5438AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250 | 180.0              | 16.4               | 7.3     | 7.3     | 1.5     | 12.0    | 16.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

| Device            | Package Type         | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|----------------------|-----------------|------|------|-------------|------------|-------------|
| MSP430F5418AIPNR  | LQFP                 | PN              | 80   | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430F5419AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 336.6       | 336.6      | 28.6        |
| MSP430F5419AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250  | 213.0       | 191.0      | 55.0        |
| MSP430F5436AIPZR  | LQFP                 | PZ              | 100  | 1000 | 367.0       | 367.0      | 45.0        |
| MSP430F5436AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 336.6       | 336.6      | 28.6        |
| MSP430F5436AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250  | 213.0       | 191.0      | 55.0        |
| MSP430F5438AIZQWR | BGA MICROSTAR JUNIOR | ZQW             | 113  | 2500 | 336.6       | 336.6      | 28.6        |
| MSP430F5438AIZQWT | BGA MICROSTAR JUNIOR | ZQW             | 113  | 250  | 213.0       | 191.0      | 55.0        |



PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK




4040149/B 11/96

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

ZQW (S-PBGA-N113)

PLASTIC BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-225
  - D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.