



SBVS025G - SEPTEMBER 2001 - REVISED SEPTEMBER 2005

DMOS 1A Low-Dropout Regulator

FEATURES

- NEW DMOS TOPOLOGY: Ultra Low Dropout Voltage: 230mV typ at 1A and 3.3V Output Output Capacitor NOT Required for Stability
- FAST TRANSIENT RESPONSE
- VERY LOW NOISE: 33µV_{RMS}
- HIGH ACCURACY: ±2% max
- HIGH EFFICIENCY: I_{GND} = 1.7mA at I_{OUT} = 1A Not Enabled: I_{GND} = 0.5µA
- 2.5V, 2.7V, 3.0V, 3.3V, 5.0V AND ADJUSTABLE OUTPUT VERSIONS
- THERMAL PROTECTION
- SMALL SURFACE-MOUNT PACKAGES: SOT223-5, DDPAK-5

APPLICATIONS

- PORTABLE COMMUNICATION DEVICES
- BATTERY-POWERED EQUIPMENT
- MODEMS
- BAR-CODE SCANNERS
- BACKUP POWER SUPPLIES


DESCRIPTION

The REG104 is a family of low-noise, low-dropout linear regulators with low ground pin current. Its new DMOS topology provides significant improvement over previous designs, including low dropout voltage (only 230mV typ at full load), and better transient performance. In addition, no output capacitor is required for stability, unlike conventional low dropout regulators that are difficult to compensate and require expensive low ESR capacitors greater than 1 μ F.

Typical ground pin current is only 1.7mA (at $I_{OUT} = 1A$) and drops to 0.5µA in *not enabled* mode. Unlike regulators with PNP pass devices, quiescent current remains relatively constant over load variations and under dropout conditions.

The REG104 has very low output noise (typically $33\mu V_{RMS}$ for $V_{OUT} = 3.3V$ with $C_{NR} = 0.01\mu$ F), making it ideal for use in portable communications equipment. On-chip trimming results in high output voltage accuracy. Accuracy is maintained over temperature, line, and load variations. Key parameters are tested over the specified temperature range (-40°C to +85°C).

The REG104 is well protected—internal circuitry provides a current limit which protects the load from damage. Thermal protection circuitry keeps the chip from being damaged by excessive temperature. The REG104 is available in the DDPAK-5 and the SOT223-5.



NOTE: (1) Optional.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Input Voltage, V _{IN}	0.3V to 16V
Enable Input Voltage, V _{EN}	–0.3V to V _{IN}
Feedback Voltage, V _{FB}	0.3V to 6.0V
NR Pin Voltage, V _{NR}	0.3V to 6.0V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	–55°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	–55°C to +150°C
Lead Temperature (soldering, 3s, SOT, and DDPA	<) +240°C
ESD Rating: HBM (V _{OUT} to GND)	1.5kV
HBM (All other pins)	2kV
CDM	500V

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

PACKAGE/ORDERING INFORMATION(1)




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	V _{OUT}
REG104xx-yyyy/zzz	XX is package designator.
	YYYY is typical output voltage (5 = 5.0V, 2.85 = 2.85V, A = Adjustable).
	ZZZ is package quantity.

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATIONS





ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_J = -40^{\circ}C$ to $+85^{\circ}C$

At T_J = +25°C, V_{IN} = V_{OUT} + 1V (V_{OUT} = 3.0V for REG104-A), V_{ENABLE} = 2V, I_{OUT} = 10mA, C_{NR} = 0.01 μ F, and C_{OUT} = 0.1 μ F⁽¹⁾, unless otherwise noted.

				REG104GA REG104FA	_	
PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE Output Voltage Range REG104-2.5 REG104-2.7 REG104-3.0 REG104-3.3 REG104-5 REG104-A	V _{OUT}		V _{REF}	2.5 2.7 3.0 3.3 5	5.5	V V V V V V
Reference Voltage Adjust Pin Current Accuracy $T_J = -40^{\circ}C \text{ to } +85^{\circ}C$ vs Temperature vs Line and Load $T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{REF} I _{ADJ} dV _{OUT} /dT	$T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$ $I_{OUT} = 10\text{mA to 1A}, V_{IN} = (V_{OUT} + 0.7\text{V}) \text{ to } 15\text{V}$ $V_{IN} = (V_{OUT} + 0.9\text{V}) \text{ to } 15\text{V}$		1.295 0.2 ±0.5 70 ±0.5	1 ±2 ± 3.0 ±2.5 ± 3.5	∨ µA % ppm/°C %
DC DROPOUT VOLTAGE ^(2, 3) For all models except 5V For 5V model For all models except 5V $T_J = -40^{\circ}C$ to +85°C For 5V models $T_J = -40^{\circ}C$ to +85°C	V _{DROP}	$I_{OUT} = 10mA$ $I_{OUT} = 1A$ $I_{OUT} = 1A$ $I_{OUT} = 1A$ $I_{OUT} = 1A$		3 230 320	25 400 500 480 580	mV mV mV mV
$\label{eq:VOLTAGE NOISE} \begin{array}{l} f = 10 Hz \ to \ 100 kHz \\ Without \ C_{NR} \ (all \ models) \\ With \ C_{NR} \ (all \ fixed \ voltage \ models) \end{array}$	V _n	C _{NR} = 0, C _{OUT} = 0 C _{NR} = 0.01µF, C _{OUT} = 10µF	35	5μV _{RMS} /V • V _{OL} DμV _{RMS} /V • V _{OL}	ן זד ד	μV _{RMS} μV _{RMS}
OUTPUT CURRENT Current Limit ⁽⁴⁾ $T_J = -40^{\circ}C$ to +85°C	I _{CL}		1.2 1.0	1.7	2.1 2.2	A A
f = 120Hz				65		dB
ENABLE CONTROL V _{ENABLE} High (output enabled) V _{ENABLE} Low (output disabled) I _{ENABLE} High (output enabled) I _{ENABLE} Low (output disabled) Output Disable Time Output Enable Softstart Time	V _{enable} I _{enable}	$V_{\text{ENABLE}} = 2V \text{ to } V_{\text{IN}}, V_{\text{IN}} = 2.1V \text{ to } 6.5^{(5)}$ $V_{\text{ENABLE}} = 0V \text{ to } 0.5V$	2 -0.2	1 2 50 1.5	V _{IN} 0.5 100 100	V V nA nA μs ms
THERMAL SHUTDOWN Junction Temperature Shutdown Reset from Shutdown				150 130		°C °C
GROUND PIN CURRENT Ground Pin Current Enable Pin Low	I _{GND}	$I_{OUT} = 10mA$ $I_{OUT} = 1A$ $V_{ENABLE} \le 0.5V$		0.5 1.7 0.5	0.7 1.8	mA mA μA
$\label{eq:intermediate} \begin{array}{l} \mbox{INPUT VOLTAGE} \\ \mbox{Operating Input Voltage Range}^{(6)} \\ \mbox{Specified Input Voltage Range} \\ \mbox{T}_J = -40^{\circ}\mbox{C to } +85^{\circ}\mbox{C} \end{array}$	V _{IN}	V _{IN} > 2.7V V _{IN} > 2.9V	2.1 V _{OUT} + 0.7 V_{OUT} + 0.9		15 15 15	V V V
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance	TJ		-40 -55 -65		+85 +125 +150	°C °C °C
DDPAK-5 Surface Mount SOT223-5 Surface Mount	$ heta_{ m JC}$ $ heta_{ m JC}$	Junction-to-Case Junction-to-Case		4 15		°C/W °C/W

NOTES: (1) The REG104 does not require a minimum output capacitor for stability. However, transient response can be improved with proper capacitor selection. (2) Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at V_{IN} = V_{OUT} + 1V

at fixed load. (3) Not applicable for $\rm V_{OUT}$ less than 2.7V.

(4) Current limit is the output current that produces a 15% change in output voltage from $V_{IN} = V_{OUT} + 1V$ and $I_{OUT} = 10$ mA.

(5) For $V_{IN} > 6.5V$, see typical characteristic V_{ENABLE} vs I_{ENABLE} .


(6) The REG104 no longer regulates when $V_{IN} < V_{OUT} + V_{DROP (MAX)}$. In drop-out or when the input voltage is between 2.7V and 2.1V, the impedance from V_{IN} to V_{OUT} is typically less than 1 Ω at T_{J} = +25°C. See typical characteristic *Output Voltage Change vs V_{IN}*.





TYPICAL CHARACTERISTICS


For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.








TYPICAL CHARACTERISTICS (Cont.)


For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.



















TYPICAL CHARACTERISTICS (Cont.)

For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.








TYPICAL CHARACTERISTICS (Cont.)

For all models, at T_J = +25°C and V_{ENABLE} = 2V, unless otherwise noted.







BASIC OPERATION

The REG104 series is a family of LDO (Low DropOut) linear regulators. The family includes five fixed output versions (2.5V to 5.0V) and an adjustable output version. An internal DMOS power device provides low dropout regulation with near constant ground pin current (largely independent of load and dropout conditions) and very fast line and load transient response. All versions include internal current limit and thermal shutdown circuitry.

Figure 1 shows the basic circuit connections for the fixed voltage models. Figure 2 gives the connections for the adjustable output version (REG104A) and example resistor values for some commonly used output voltages. Values for other voltages can be calculated from the equation shown in Figure 2.




FIGURE 1. Fixed Voltage Nominal Circuit for REG104.

None of the versions require an output capacitor for regulator stability. The REG104 will accept any output capacitor type less than 1 μ F. For capacitance values larger than 1 μ F the effective ESR should be greater than 0.1 Ω . This minimum ESR value includes parasitics such as printed circuit board traces, solder joints, and sockets. A minimum 0.1 μ F low ESR capacitor connected to the input supply voltage is recommended.

ENABLE

The Enable pin allows the regulator to be turned on and off. This pin is active HIGH and compatible with standard TTL-CMOS levels. Inputs below 0.5V (max) turn the regulator off and all circuitry is disabled. Under this condition ground-pin current drops to approximately 0.5μ A.

When not used, the Enable pin may be connected to $V_{\rm IN}$. Internal to the part, the Enable pin is connected to an input resistor-zener diode circuit, as shown in Figure 3, creating a nonlinear input impedance.




FIGURE 3. Enable Pin Equivalent Input Circuit.




FIGURE 2. Adjustable Voltage Circuit for REG104A.





The Enable Pin Current versus Applied Voltage relationship is shown in Figure 4. When the Enable pin is connected to V_{IN} greater than 10V, a series resistor may be used to limit the current.




FIGURE 4. Enable Pin Current versus Applied Voltage.

OUTPUT NOISE

A precision band-gap reference is used for the internal reference voltage, V_{REF} , for the REG104. This reference is the dominant noise source within the REG104. It generates approximately $45\mu V_{RMS}$ in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by:

$$V_N = 45 \mu V_{RMS} \frac{R_1 + R_2}{R2} = 45 \mu V_{RMS} \bullet \frac{V_{OUT}}{V_{REF}}$$

Since the value of V_{REF} is 1.295V, this relationship reduces to:

$$V_{N} = 35 \frac{\mu V_{RMS}}{V} \bullet V_{OUT}$$

Connecting a capacitor, C_{NR} , from the Noise-Reduction (NR) pin to ground can reduce the output noise voltage. Adding C_{NR} , as shown in Figure 5, forms a low-pass filter for the voltage reference. For $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by approximately a factor of 3.5. This noise reduction effect is shown in Figure 6.




FIGURE 6. Output Noise versus Noise Reduction Capacitor.

The REG104 adjustable version does not have the noise-reduction pin available, however, the adjust pin is the summing junction of the error amplifier. A capacitor, C_{FB} ,




FIGURE 5. Block Diagram.



connected from the output to the adjust pin will reduce both the output noise and the peak error from a load transient. Figure 7 shows improved output noise performance for two capacitor combinations.




FIGURE 7. Output Noise Density on Adjustable Versions.

The REG104 utilizes an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the DMOS pass element above V_{IN} . The charge-pump switching noise (nominal switching frequency = 2MHz) is not measurable at the output of the regulator.

DROP-OUT VOLTAGE

The REG104 uses an N-channel DMOS as the *pass* element. When the input voltage is within a few hundred millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of V_{IN} to V_{OUT}, the regulator's input-to-output resistance is the Rds_{ON} of the DMOS pass element (typically 230m Ω). For static (DC) loads, the REG104 will typically maintain regulation down to V_{IN} to V_{OUT} voltage drop of 230mV at full rated output current. In Figure 8, the bottom line (DC dropout) shows the minimum V_{IN} to V_{OUT} voltage drop required to prevent dropout under DC load conditions.




FIGURE 8. Transient and DC Dropout.

For large step changes in load current, the REG104 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this *transient dropout* region is shown as the top line in Figure 8. Values of $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop above this line insure normal transient response.

In the transient dropout region between *DC* and *Transient*, transient response recovery time increases. The time required to recover from a load transient is a function of both the magnitude and rate of the step change in load current and the available *headroom* V_{IN} to V_{OUT} voltage drop. Under worst-case conditions (full-scale load change with V_{IN} to V_{OUT} voltage drop close to DC dropout levels), the REG104 can take several hundred microseconds to re-enter the specified window of regulation.

TRANSIENT RESPONSE

The REG104 response to transient line and load conditions improves at lower output voltages. The addition of a capacitor (nominal value 10nF) from the output pin to ground may improve the transient response. In the adjustable version, the addition of a capacitor, C_{FB} (nominal value 10nF), from the output to the adjust pin will also improve the transient response.

THERMAL PROTECTION

Power dissipated within the REG104 will cause the junction temperature to rise. The REG104 has thermal shutdown circuitry that protects the regulator from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 150°C, allowing the device to cool. When the junction temperature cools to approximately 130°C, the output circuitry is again enabled. Depending on various conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case loads and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the REG104 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the REG104 into thermal shutdown will degrade reliability.





POWER DISSIPATION

The REG104 is available in two different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. While it is difficult to impossible to quantify all of the variables in a thermal design of this type, performance data for several configurations are shown in Figure 9. In all cases the PCB copper area is bare copper, free of solder resist mask, and not solder plated. All examples are for 1-ounce copper. Using heavier copper will increase the effectiveness in moving the heat from the device. In those examples where there is copper on both sides of the PCB, no connection has been provided between the two sides. The addition of plated through holes will improve the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the average output current times the voltage across the output element, $V_{\rm IN}$ to $V_{\rm OUT}$ voltage drop.

$$P_{D} = (V_{IN} - V_{OUT}) \bullet I_{OUT(AVG)}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.




FIGURE 9. Maximum Power Dissipation versus Ambient Temperature for the Various Packages and PCB Heat Sink Configurations.



REGULATOR MOUNTING

The tab of both packages is electrically connected to ground. For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuitboard copper area. Increasing the copper area improves heat dissipation. Figure 10 shows typical thermal resistance from junction to ambient as a function of the copper area for the DDPAK. Figure 11 shows the same relationship for the SOT-223. Although the tabs of the DDPAK and the SOT-223 are electrically grounded, they are not intended to carry any current. The copper pad that acts as a heat sink should be isolated from the rest of the circuit to prevent current flow through the device from the tab to the ground pin. Solder pad footprint recommendations for the various REG104 devices are presented in the Application Bulletin *Solder Pad Recommendations for Surface-Mount Devices* (SBFA015A), available from the Texas Instruments web site (www.ti.com).




FIGURE 10. Thermal Resistance versus PCB Area for the Five-Lead DDPAK.




FIGURE 11. Thermal Resistance versus PCB Area for the Five Lead SOT-223.







15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
REG104FA-2.5/500	(1) ACTIVE	DDPAK/ TO-263	KTT	5	500	(2) Green (RoHS & no Sb/Br)	(6) CU SN	(3) Level-2-260C-1 YEAR		(4/5) REG 104FA-2.5	Samples
REG104FA-2.5/500G3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-2.5	Samples
REG104FA-2.5KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-2.5	Samples
REG104FA-2.5KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-2.5	Samples
REG104FA-3.3/500	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3.3	Samples
REG104FA-3.3/500G3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3.3	Samples
REG104FA-3.3KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3.3	Samples
REG104FA-3.3KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3.3	Samples
REG104FA-3KTTT	NRND	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3	
REG104FA-3KTTTG3	NRND	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-3	
REG104FA-5/500	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-5	Samples
REG104FA-5/500G3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-5	Samples
REG104FA-5KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-5	Samples
REG104FA-5KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		REG 104FA-5	Samples
REG104FA-A/500	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 104FA-A	Samples
REG104FA-A/500G3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 104FA-A	Samples
REG104FA-AKTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 104FA-A	Samples



PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
REG104FA-AKTTTG3	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	REG 104FA-A	Samples
REG104GA-2.5	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G25	Samples
REG104GA-2.5/2K5	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G25	Samples
REG104GA-2.5G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G25	Samples
REG104GA-3.3	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G33	Samples
REG104GA-3.3/2K5	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R104G33	Samples
REG104GA-3.3G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G33	Samples
REG104GA-5	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		R104G50	Samples
REG104GA-5/2K5	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	R104G50	Samples
REG104GA-5/2K5G4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R104G50	Samples
REG104GA-5G4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		R104G50	Samples
REG104GA-A	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	R104GA	Samples
REG104GA-A/2K5	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-2-260C-1 YEAR	-40 to 85	R104GA	Samples
REG104GA-A/2K5G4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	R104GA	Samples
REG104GA-AG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	R104GA	Samples

⁽¹⁾ The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

15-Apr-2017

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG104FA-2.5/500	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-2.5KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-3.3/500	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-3.3KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-3KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-5/500	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-5KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-A/500	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104FA-AKTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
REG104GA-2.5/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG104GA-3.3/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG104GA-5/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

PACKAGE MATERIALS INFORMATION




www.ti.com

23-May-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REG104GA-5/2K5G4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG104GA-A/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
REG104GA-A/2K5	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REG104FA-2.5/500	DDPAK/TO-263	КТТ	5	500	367.0	367.0	45.0
REG104FA-2.5KTTT	DDPAK/TO-263	КТТ	5	50	367.0	367.0	45.0
REG104FA-3.3/500	DDPAK/TO-263	КТТ	5	500	367.0	367.0	45.0
REG104FA-3.3KTTT	DDPAK/TO-263	КТТ	5	50	367.0	367.0	45.0
REG104FA-3KTTT	DDPAK/TO-263	КТТ	5	50	367.0	367.0	45.0
REG104FA-5/500	DDPAK/TO-263	КТТ	5	500	367.0	367.0	45.0
REG104FA-5KTTT	DDPAK/TO-263	КТТ	5	50	367.0	367.0	45.0
REG104FA-A/500	DDPAK/TO-263	КТТ	5	500	367.0	367.0	45.0
REG104FA-AKTTT	DDPAK/TO-263	КТТ	5	50	367.0	367.0	45.0
REG104GA-2.5/2K5	SOT-223	DCQ	6	2500	346.0	346.0	41.0
REG104GA-3.3/2K5	SOT-223	DCQ	6	2500	346.0	346.0	29.0
REG104GA-5/2K5	SOT-223	DCQ	6	2500	367.0	367.0	35.0
REG104GA-5/2K5G4	SOT-223	DCQ	6	2500	358.0	335.0	35.0
REG104GA-A/2K5	SOT-223	DCQ	6	2500	346.0	346.0	41.0



www.ti.com

23-May-2017

l	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	REG104GA-A/2K5	SOT-223	DCQ	6	2500	367.0	367.0	35.0


DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- Β. This drawing is subject to change without notice. Controlling dimension in inches.
- C.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- 🖄 Lead width dimension does not include dambar protrusion.
- plated leads.
- Interlead flash allow 0.008 inch max. G.
- H. Gate burr/protrusion max. 0.006 inch.
- Ι. Datums A and B are to be determined at Datum H.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.




MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- A Falls within JEDEC TO—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

TEXAS INSTRUMENTS www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated