


LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

FEATURES

- High-Speed Low-Power LinBICMOS™ Circuitry Designed for Signaling Rates⁽¹⁾ of up to 30 Mbps
- Bus-Pin ESD Protection 15 kV HBM
- Low Disabled Supply-Current Requirements: 700 μA Maximum
- Designed for High-Speed Multipoint Data Transmission Over Long Cables
- Common-Mode Voltage Range of –7 V to 12 V
- Low Supply Current: 15 mA Max
- Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- Positive and Negative Output Current Limiting
- Driver Thermal Shutdown Protection
- (1) Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit duration, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.

SN65LBC180AD (Marked as BL180A) SN65LBC180AN (Marked as 65LBC180A) SN75LBC180AD (Marked as LB180A) SN75LBC180AN (Marked as 75LBC180A)



NC - No internal connection
Pins 6 and 7 are connected together internally
Pins 13 and 14 are connected together internally

DESCRIPTION

The SN65LBC180A and SN75LBC180A differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that are compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E). The A version offers improved switching performance over its predecessors without sacrificing significantly more power.

These devices combine a differential line driver and differential input line receiver and operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off $(V_{CC} = 0)$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive and negative current limiting for protection from line fault conditions. The SN65LBC180A is characterized for operation from -40° C to 85° C, and the SN75LBC180A is characterized for operation from 0° C to 70° C.

FUNCTION TABLE(1)

	DRI	VER		RECEIVER					
INPUT	ENABLE	OUTPUTS Y Z		DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R			
D	DE			V _{ID} ≥ 0.2 V	L	Н			
Н	Н	Н	L	-0.2 V < V _{ID} < 0.2 V	L	?			
L	Н	L	Н	V _{ID} ≤ -0.2 V	L	L			
Х	L	Z	Z	X	Н	Z			
OPEN	Н	Н	L	Open circuit	L	Н			

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinBICMOS is a trademark of Texas Instruments.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LOGIC SYMBOL(1)



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)




AVAILABLE OPTIONS(1)

	PACKAGE						
T _A	SMALL OUTLINE ⁽²⁾ (D)	PLASTIC DUAL-IN-LINE (N)					
0°C to 70°C	SN75LBC180AD	SN75LBC180AN					
-40°C to 85°C	SN65LBC180AD	SN65LBC180AN					

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN65LBC180ADR).



SCHEMATICS OF INPUTS AND OUTPUTS





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			UNIT
V_{CC}	Supply voltage range (2)		−0.3 V to 6 V
V_{I}	Input voltage range	A, B	–10 V to 15 V
	Voltage range	D, R, DE, RE	-0.3 V to V _{CC} + 0.5 V
Io	Receiver output current		±10 mA
	Continuous total power dissi	Internally limited	
	Total power dissipation		See Dissipation Rating Table
	Bus terminals and GND	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±15 kV
ESD	All pins	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±3 kV
ESD		MM (Machine Model) EIA/JESD22-A115	±400 V
		CDM (Charge Device Model) EIA/JESD22-C101	±1.5 kV

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to GND except for differential input or output voltages.
- (3) The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
- (4) Tested in accordance with MIL-STD-883C, Method 3015.7.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		4.75	5	5.25	V
V_{IH}	High-level input voltage	D, DE, and RE	2		V_{CC}	V
V_{IL}	Low-level input voltage	D, DE, and RE	0		0.8	V
V_{ID}	Differential input voltage ⁽¹⁾		-12 ⁽²⁾		12	V
Vo						
VI	Voltage at any bus terminal (separately or common mode)	A, B, Y, or Z	-7		12	V
V _{IC}						
	Lligh lovel output ourrent	Y or Z	-60			A
I _{OH}	High-level output current	R	-8			mA
	Lour lough output ourrest	Y or Z			60	A
I _{OL}	Low-level output current	R			8	mA
_		SN65LBC180A	-40		85	90
T _A	Operating free-air temperature	SN75LBC180A	0		70	°C

⁽¹⁾ Differential input/output bus voltage is measured at the noninverting terminal with respect to the inverting terminal.

⁽²⁾ The algebraic convention, where the least positive (more negative) limit is designated minimum, is used in this data sheet.



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	$I_{I} = -18 \text{ mA}$		-1.5	-0.8		V
		$R_L = 54 \Omega$,	SN65LBC180A	1	1.5	3	V
1) / 1	Differential output valtage magnitude	See Figure 1	SN75LBC180A	1.1	1.5	3	V
V _{OD}	Differential output voltage magnitude	$R_1 = 60 \Omega$	SN65LBC180A	1	1.5	3	V
		See Figure 2	SN75LBC180A	1.1	1.5	3	V
Δ V _{OD}	Change in magnitude of differential output voltage (2)	See Figure 1 and	figure 2	-0.2		0.2	V
V _{OC(ss)}	Steady-state common-mode output voltage	Con Figure 4	1.8	2.4	2.8	V	
ΔV _{OC}	Change in steady-state common-mode output voltage (2)	See Figure 1	-0.1		0.1	V	
Io	Output current with power off	$V_{CC} = 0$,	$V_O = -7 \text{ V to } 12 \text{ V}$	-10		10	μΑ
I _{IH}	High-level input current	V _I = 2 V		-100			μΑ
I _{IL}	Low-level input current	V _I = 0.8 V		-100			μΑ
Ios	Short-circuit output current	-7 V ≤ V _O ≤ 12 V	1	-250	±70	250	mA
			Receiver disabled and driver enabled		5.5	9	
I _{CC}	Supply current	$V_I = 0$ or V_{CC} , No load	Receiver disabled and driver disabled		0.5	1	mA
			Receiver enabled and driver enabled		8.5	15	

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2	6	12	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2	6	12	ns
t _{sk(p)}	Pulse skew (t _{PLH} - t _{PHL})	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 3		0.3	1	ns
t _r	Differential output signal rise time		4	7.5	11	ns
t _f	Differential output signal fall time		4	7.5	11	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	$R_L = 110 \Omega$, See Figure 4		12	22	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	$R_L = 110 \Omega$, See Figure 5		12	22	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	$R_L = 110 \Omega$, See Figure 4		12	22	ns
t_{PLZ}	Propagation delay time, low-level-to-high-impedance output	$R_L = 110 \Omega$, See Figure 5		12	22	ns

 ⁽¹⁾ All typical values are at V_{CC} = 5 V, T_A = 25°C.
 (2) \(\Delta \) | V_{OD} | and \(\Delta \) | V_{OC} | are the changes in the steady-state magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP ⁽¹⁾	MAX	UNIT
$V_{\text{IT+}}$	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				0.2	V
V_{IT-}	Negative-going input threshold voltage	$I_O = 8 \text{ mA}$		-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})				50		mV
V_{IK}	Enable-input clamp voltage	$I_I = -18 \text{ mA}$		-1.5	-0.8		V
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA}$	4	4.9		V
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}$	V _{ID} = -200 mV, I _{OL} = 8 mA				V
I _{OZ}	High-impedance-state output current	$V_O = 0 \text{ V to } V_C$	-1		1	μΑ	
I _{IH}	High-level enable-input current	V _{IH} = 2.4 V		-100			μΑ
I _{IL}	Low-level enable-input current	V _{IL} = 0.4 V		-100			μΑ
		V _I = 12 V, V _{CC} = 5 V			0.4	1	
	Due input ourrent	$V_I = 12 V$, $V_{CC} = 0$	Other input at 0 V		0.5	1	~ Λ
I _I	Bus input current	$V_I = -7 \text{ V},$ $V_{CC} = 5 \text{ V}$	Other input at 0 V	-0.8	-0.4		mA
		$V_{I} = -7 \text{ V},$ $V_{CC} = 0$		-0.8	-0.3		
			Receiver enabled and driver disabled		4.5	7.5	
I_{CC}	Supply current	$V_I = 0$ or V_{CC} , No load	Receiver disabled and driver disabled		0.5	1	mA
			Receiver enabled and driver enabled		8.5	15	

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		7	13	20	ns
t _{PHL}	Propagation delay time, high-to-low-level output	V = 15 V to 15 V Soo Figure 7	7	13	20	ns
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V, See Figure 7}$		0.5	1.5	ns
t _r	Output signal rise time			2.1	3.3	ns
t _f	Output signal fall time	See Figure 7		2.1	3.3	ns
t _{PZH}	Output enable time to high level			30	45	ns
t _{PZL}	Output enable time to low level	C 10 pF See Figure 9		30	45	ns
t _{PHZ}	Output disable time from high level	C _L = 10 pF, See Figure 8		20	40	ns
t_{PLZ}	Output disable time from low level			20	40	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC}



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 2. Driver V_{OD}



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.


Figure 3. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms





Figure 6. Receiver VOH and VOL




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 8. Receiver Output Enable and Disable Times

TYPICAL CHARACTERISTICS








Figure 9. Typical Waveform of Nonreturn-to-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable


TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard by definition.




TYPICAL CHARACTERISTICS (continued)









100



TYPICAL CHARACTERISTICS (continued)

5 L -50

DRIVER HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT 5 VoH - Driver High-Level Output Voltage - V $T_A = 25^{\circ}C$ 4.5 V_{CC} = 5.25 V 3.5 3 2.5 $V_{CC} = 5 V$ 2 $V_{CC} = 4.75 \text{ V}$ 1.5 0.5 0 -20 -30 -40 -50 -60 -70 -80 I_{OH} – High-Level Output Current – mA

Figure 14.

vs CASE TEMPERATURE 14 Receiver 13 12 $V_{CC} = 5 V$ Propagation Delay Time - ns **Driver Tested Per Figure 3 Receiver Tested Per Figure 7** 11 Square Wave Input at 50% **Duty Cycle** 10 9 8 7 Driver 6


PROPAGATION DELAY TIME

Case Temperature – °C Figure 15.

50



APPLICATION INFORMATION



A. The line should be terminated at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible. One SN65LBC180A typically represents less than one unit load.

Figure 16. Typical Application Circuit

Revision History





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LBC180AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC180A	Samples
SN75LBC180AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC180A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

15-Apr-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2009

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 11-Apr-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC180ADR	SOIC	D	14	2500	333.2	345.9	28.6
SN75LBC180ADR	SOIC	D	14	2500	333.2	345.9	28.6

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.