

# Dual FET Bus Switch 2.5-V/3.3-V Low-Voltage High-Bandwidth Bus Switch


Check for Samples: SN74CB3Q3306A


## **FEATURES**

- High-Bandwidth Data Path (up to 500 MHz<sup>(1)</sup>)
- 5-V-Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r<sub>on</sub>)
   Characteristics Over Operating Range (r<sub>on</sub> = 4 Ω Typ)
- Rail-to-Rail Switching on Data I/O Ports
  - 0- to 5-V Switching With 3.3-V V<sub>CC</sub>
  - 0- to 3.3-V Switching With 2.5-V V<sub>CC</sub>
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 3.5 pF Typ)
- Fast Switching Frequency (f = 20 MHz Max)
- (1) For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

# Data and Control Inputs Provide Undershoot Clamp Diodes

- Low Power Consumption (I<sub>CC</sub> = 0.25 mA Typ)
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating





# **ORDERING INFORMATION**

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	TSSOP – PW	Tube	SN74CB3Q3306APW	BU306A		
40°C to 05°C	1330P – PW	Tape and reel	SN74CB3Q3306APWR			
–40°C to 85°C	1100 0011	Tana and mad	SN74CB3Q3306ADCUR	GA6R <sup>(2)</sup>		
	US8-DCU	Tape and reel	74CB3Q3306ADCURE4			

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) The last character designates assembly/test site.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION/ORDERING INFORMATION**

The SN74CB3Q3306A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3306A provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3306A is organized as two 1-bit switches with separate output-enable  $(1\overline{OE}, 2\overline{OE})$  inputs. It can be used as two 1-bit bus switches or as one 2-bit bus switch. When  $\overline{OE}$  is low, the associated 1-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Table 1. FUNCTION TABLE (EACH BUS SWITCH)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect


## **LOGIC DIAGRAM (POSITIVE LOGIC)**



Submit Documentation Feedback



# SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) EN is the internal enable signal applied to the switch.

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
$V_{IN}$	Control input voltage range <sup>(2) (3)</sup>		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>				V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±64	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
0	Declare the real impact (6)	DCU		TBD	9 <b>0</b> // //
$\theta_{JA}$	Package thermal impedance <sup>(6)</sup>	PW		88	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to ground, unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
- $I_{\rm l}$  and  $I_{\rm O}$  are used to denote specific conditions for  $I_{\rm l/O}$ . The package thermal impedance is calculated in accordance with JESD 51-7.

# RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V	High-level control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	V
$V_{IH}$	voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2	5.5	<b>v</b>
V	Low-level control input	V <sub>CC</sub> = 2.3 V to 2.7 V	0	0.7	V
$V_{IL}$	voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	8.0	<b>v</b>
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperatu	re	-40	85	°C

All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIO	NS	MIN TYP <sup>(2)</sup>	MAX	UNIT	
V <sub>IK</sub>		$V_{CC} = 3.6 \text{ V},$	I <sub>I</sub> = -18 mA			-1.8	V	
I <sub>IN</sub>	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = 0 \text{ to } 5.5 \text{ V}$			±1	μΑ	
I <sub>OZ</sub> (3)		V <sub>CC</sub> = 3.6 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		±1	μΑ	
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_{O} = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 0		1	μΑ	
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0$ , Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND	0.25	0.7	mA	
$\Delta I_{CC}^{(4)}$	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND		25	μА	
I <sub>CCD</sub> (5)	Per control input	V <sub>CC</sub> = 3.6 V, Control input switching	A and B ports open,		0.03	0.1	mA/ MHz	
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V},$	$V_{IN} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or}$	0	2.5	3.5	pF	
C <sub>io(OFF)</sub>		V <sub>CC</sub> = 3.3 V,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0	3.5	5	pF	
C <sub>io(ON)</sub>		V <sub>CC</sub> = 3.3 V,	Switch ON, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0	8	10.5	pF	
		V <sub>CC</sub> = 2.3 V,	$V_{I} = 0,$	$I_O = 30 \text{ mA}$	4	8		
r <sub>on</sub> <sup>(6)</sup>		TYP at $V_{CC} = 2.5 \text{ V}$	$V_{I} = 1.7 V,$	$I_O = -15 \text{ mA}$	5	9	Ω	
		V 2.V	$V_{I} = 0,$ $I_{O} = 30 \text{ mA}$		4	6	32	
		$V_{CC} = 3 V$	V <sub>I</sub> = 2.4 V,	$V_1 = 2.4 \text{ V}, \qquad I_0 = -15 \text{ mA}$		8		

- $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I,\,V_O,\,I_I,$  and  $I_O$  refer to data pins. All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C. For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.
- This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2 ± 0.2	2.5 V V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOI)	(001F01)	MIN	MAX	MIN	MAX	
f OE (1)	ŌĒ	A or B		10		20	MHz
t <sub>pd</sub> <sup>(2)</sup>	A or B	B or A		0.2		0.2	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	6.5	1.5	5.5	ns
t <sub>dis</sub>	ŌĒ	A or B	1	6	1	5	ns

- Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L \ge 1$  M $\Omega$ ,  $C_L = 0$ )
- The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Submit Documentation Feedback






Figure 1. Typical ron vs VI






Figure 2. Typical  $I_{CC}$  vs  $\overline{OE}$  Switching Frequency



#### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>CC</sub>	S1	R <sub>L</sub>	VI	CL	$oldsymbol{V}_\Delta$
t <sub>pd(s)</sub>	2.5 V $\pm$ 0.2 V	Open	500 Ω	V <sub>CC</sub> or GND	30 pF	
p(-)	3.3 V ± 0.3 V	Open	500 Ω	V <sub>CC</sub> or GND	50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	2.5 V $\pm$ 0.2 V	2×V <sub>CC</sub>	500 Ω	GND	30 pF	0.15 V
TPLZ/TPZL	3.3 V $\pm$ 0.3 V	$2 \times V_{CC}$	<b>500</b> Ω	GND	50 pF	0.3 V
4/4	2.5 V ± 0.2 V	GND	500 Ω	V <sub>CC</sub>	30 pF	0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	3.3 V $\pm$ 0.3 V	GND	500 Ω	V <sub>CC</sub>	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd(s)</sub>. The t<sub>pd</sub> propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms





# **REVISION HISTORY**

Cł	nanges from Revision D (April 2005) to Revision E	Page
•	Added DCU package ordering information.	········ ·





25-Oct-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74CB3Q3306ADCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GA6R	Samples
74CB3Q3306ADCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GA6R	Samples
SN74CB3Q3306ADCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(A6 ~ GA6Q ~ GA6R) GZ	Samples
SN74CB3Q3306APW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU306A	Samples
SN74CB3Q3306APWG4	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 85		Samples
SN74CB3Q3306APWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	BU306A	Samples
SN74CB3Q3306APWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU306A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74CB3Q3306A:

Enhanced Product: SN74CB3Q3306A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2016


# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74CB3Q3306ADCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74CB3Q3306ADCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74CB3Q3306ADCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
SN74CB3Q3306APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
SN74CB3Q3306APWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
SN74CB3Q3306APWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 18-Dec-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74CB3Q3306ADCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74CB3Q3306ADCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74CB3Q3306ADCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
SN74CB3Q3306APWR	TSSOP	PW	8	2000	367.0	367.0	35.0
SN74CB3Q3306APWR	TSSOP	PW	8	2000	364.0	364.0	27.0
SN74CB3Q3306APWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity