

DIFFERENTIAL DRIVER AND RECEIVER PAIR

Check for Samples: SN75ALS181


FEATURES

- Meets TIA/EIA-422-B, TIA/EIA-485-A, and CCITT Recommendations V.11 and X.27
- Low Supply-Current Requirements...
 30 mA Max
- Driver Output Capacity...±60 mA
- Thermal Shutdown Protection
- Driver Common-Mode Output Voltage Range of –7 V to 12 V
- Receiver Input Impedance...12 kΩ Min
- Receiver Input Sensitivity...±200 mV
- Receiver Input Hysteresis...60 mV Typ
- Receiver Common-Mode Input Voltage Range of ±12 V
- Operates From Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

DESCRIPTION

The SN75ALS181 is a differential driver and receiver pair designed for bidirectional data communication on multipoint bus transmission lines. The design provides for balanced transmission lines and meets TIA/EIA-422-B and TIA/EIA-485-A, and CCITT recommendations V.10, V.11, X.26, and X.27.

The SN75ALS181 combines a 3-state differential line driver and a differential-input line receiver that operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or $V_{\rm CC} = 0$. These ports feature wide positive and negative common-mode voltage changes, making the device suitable for party-line applications.



N.C. - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLES

Each Driver


INPUTS	ENABLE	OUT	PUTS
D	DE	Y	Z
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

Each Receiver(1)

DIFFERENTIAL A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z


(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

LOGIC DIAGRAM (POSITIVE LOGIC)






SCHEMATICS OF INPUTS



SCHEMATICS OF OUTPUTS





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT			
V _{CC}	Supply voltage range (2)	Supply voltage range ⁽²⁾						
	Input voltage range	D, DE, and RE inputs		7	V			
	Output voltage range	Driver	-9	14	V			
	Input voltage range	Receiver	-14	14	V			
	Receiver differential input voltage range (3)		-14	14	V			
0	Deckage thermal impedance (4)(5)	N package		80	°C ///			
θ_{JA}	Package thermal impedance (4)(5)	NS package		76	°C/W			
	Lead temperature 1,6 mm (1/16 inch) from ca		260	°C				
T _{stg}	Storage temperature range	-65	150	°C				

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input voltage, are with respect to network ground terminal.

(3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.75	5	5.25	V
V _{OC}	Common-mode output voltage ⁽¹⁾	Driver	-7		12	V
V _{IC}	Common-mode input voltage ⁽¹⁾	Receiver	-12		12	V
V_{IH}	High-level input voltage	D, DE, and RE	2			V
V_{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V_{ID}	Differential input voltage				±12	V
	High lavel autout avenue	Driver			-60	mA
ІОН	High-level output current	Receiver			-400	μΑ
	Law law law at a sum and	Driver			60	^
I _{OL}	Low-level output current	Receiver			8	mA
T _A	Operating free-air temperature		0		70	°C

(1) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this table for common-mode output voltage level only.

Product Folder Links: SN75ALS181

⁽⁴⁾ Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.



Driver Section

ELECTRICAL CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA			-1.5	V	
Vo	Output voltage	I _O = 0		0		6	V
$ V_{OD1} $	Differential output voltage	I _O = 0		1.5		6	V
		V _{CC} = 5 V ,		1/2 V _{OD1}			
$ V_{OD2} $	Differential output voltage	$R_L = 100 \Omega$	See Figure 1	2			V
		$R_L = 54 \Omega$	54 Ω		2.3	5	
V _{OD3}	Differential output voltage	$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			±0.2	V
V	Common mode output voltage	$R_1 = 54 \Omega \text{ or } 100 \Omega,$	Soo Figure 1			3	V
V _{oc}	Common mode output voltage	KL = 54 12 01 100 12,	See Figure 1			-1	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage (2)	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			±0.2	V
I_{OZ}	High-impedance-state output current	$V_O = -7 \text{ V to } 12 \text{ V}^{(3)}$				±100	μΑ
I _{IH}	High-level input current	$V_{IH} = 2.4 \text{ V}$				20	μΑ
I _{IL}	Low-level input current	$V_{IL} = 0.4 V$				-100	μΑ
		V _O = -7 V				-250	
	Chart aircuit autaut aurrent	$V_O = V_{CC}$				250	A
los	Short circuit output current	V _O = 12 V			250	mA	
		V _O = 0 V			-150		
	Supply ourrent (total package)	No load	Outputs enabled		21	30	mΛ
I _{CC}	Supply current (total package)	INU IUau	Outputs disabled		14	21	mA

SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
t _{dD}	Differential output delay time, tdDH or tdDL	$R_L = 54 \Omega$,	$C_L = 50 \text{ pF},$	See Figure 3	9	13	20	ns
t _{sk(p)}	Pulse skew (tdDH - tdDL)	$R_L = 54 \Omega$,	$C_L = 50 \text{ pF},$	See Figure 3		1	8	ns
t _t	Differential output transition time	$R_L = 54 \Omega$,	$C_L = 50 \text{ pF},$	See Figure 3	3	10	16	ns
t _{PZH}	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4			36	53	ns
t _{PZL}	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5			39	56	ns
t _{PHZ}	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4			20	31	ns
t _{PLZ}	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5			9	20	ns

(1) All typical values are at $V_{CC} = 5 \text{ V}$ and $TA = 25^{\circ}\text{C}$.

Product Folder Links: SN75ALS181

 ⁽¹⁾ All typical values are at V_{CC} = 5 V and TA = 25°C.
 (2) Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

⁽³⁾ This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions



Receiver Section

ELECTRICAL CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	Ti	EST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{T+}	Positive-going threshold voltage, differential input	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
V _{T-}	Negative-going threshold voltage, differential input	V _O = 0.5 V,	I _O = 8 mA	-0.2			V
V_{hys}	Input hysteresis (V _{T+} – V _{T-})				60		mV
V_{IK}	Input clamp voltage, RE	$I_{I} = -18 \text{ mA}$				-1.5	V
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -400 \mu A$, See Figure 6	2.7			V
V_{OL}	Low-level output voltage	$V_{ID} = 200 \text{ mV},$	I _{OL} = 8 mA, See Figure 6			0.45	V
I_{OZ}	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				±20	μΑ
	Line toward comment	Other input at 0	V _I = 12 V			1	A
I _I	Line input current	V ⁽²⁾ ,	V₁ = −7 V			-0.8	mA
I _{IH}	High-level input current, RE	V _{IH} = 2.7 V				20	μΑ
I _{IL}	Low-level input current, RE	$V_{IL} = -7 V$				-100	μΑ
R_{l}	Input resistance			12			kΩ
Ios	Short circuit output current	V _{ID} = 200 mV,	V _O = 0 V	-15		-85	mA
		No lood	Outputs enabled		21	30	m^
Icc	Supply current (total package)	No load	Outputs disabled		14	21	mA

SWITCHING CHARACTERISTICS

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PHL}	Differential output delay time, tdDH or tdDL	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$	10	16	25	ns
t _{PLH}	Propagation delay time, low- to high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$	10	16	25	ns
t _{sk(p)}	Pulse skew (tdDH – tdDL)	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$		1	8	ns
t _{PZH}	Output enable time to high level			7	15	ns
t _{PZL}	Output enable time to low level			9	19	ns
t _{PHZ}	Output disable time from high level			18	27	ns
t _{PLZ}	Output disable time from low level			10	15	ns

(1) All typical values are at $V_{CC} = 5 \text{ V}$ and $TA = 25^{\circ}\text{C}$.

 ⁽¹⁾ All typical values are at V_{CC} = 5 V and TA = 25°C.
 (2) This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit, V_{OD} and V_{OC}




Figure 2. Driver Circuit, V_{OD3}

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O =$ 50 Ω
- B. C₁ includes probe and jig capacitance.




Figure 3. Driver Differential-Output Delay and Transition Times

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50~\Omega$
- B. C_L includes probe and jig capacitance.





Figure 4. Driver Enable and Disable Times

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50~\Omega$
- B. C_L includes probe and jig capacitance.



PARAMETER MEASUREMENT INFORMATION (continued)



TEST CIRCUIT VOLTAGE WAVEFORMS

Figure 5. Driver Enable and Disable Times




Figure 6. Receiver, V_{OH} and V_{OL}

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns
- B. C_L includes probe and jig capacitance.




Figure 7. Receiver Propagation-Delay Times

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$
- B. C_L includes probe and jig capacitance.






Figure 8. Receiver Output Enable and Disable Times

Copyright © 1992–2013, Texas Instruments Incorporated

SLLS152D - DECEMBER 1992 - REVISED AUGUST 2013



REVISION HISTORY

CI	hanges from Revision C (May 2010) to Revision D	Page
•	Removed Ordering Information table.	2
•	Fixed graphical error in schematic.	3
•	Fixed typographical error in MAX value for Δ V _{OD} .	5
•	Fixed typographical error in UNITS for Δ V _{OC} .	5



PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75ALS181N	ACTIVE	PDIP	N	14	25	Pb-Free	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS181N	Cl
						(RoHS)					Samples
SN75ALS181NSR	ACTIVE	SO	NS	14	2000	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS181	
ON SALOTOTINON	AOTIVE	00	140		2000	& no Sb/Br)	OO NII DAO	LCVCI I 2000 OINLINI	0 10 7 0	TORLOTOT	Samples
SN75ALS181NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS181	
	7.0					& no Sb/Br)	00.1 27.10	20101 1 2000 0112	0.0.0	767.20.76	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.