
SLLS008D - JUNE 1986 - REVISED MAY 1995

- Meets or Exceeds ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11
- **Designed for Multipoint Bus Transmission** on Long Bus Lines in Noisy Environments
- **3-State Outputs**
- **Common-Mode Input Voltage Range** -7 V to 7 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 k $\Omega$  Min
- **Operates from Single 5-V Supply**
- **Low Supply Current Requirement** 35 mA Max
- Improved Speed and Power Version of the AM26LS32A

#### SN75ALS193...D, J OR N PACKAGE (TOP VIEW)



## description

The SN75ALS193 is a monolithic quadruple line receiver with 3-state outputs designed using advanced low-power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly lower power requirements and permits much higher data throughput than other designs. This device meets the specifications of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-A and ITU Recommendations V.10 and V.11. It features 3-state outputs that permit direct connection to a bus-organized system with a fail-safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of  $\pm$  200 mV over a common-mode input voltage range of -7 to 7 V. It also features active-high and active-low enable functions that are common to the four channels. The SN75ALS193 is designed for optimum performance when used with the 'ALS192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE** (each receiver)

DIFFERENTIAL INPUTS	ENA	BLES	OUTPUT
A – B	G	G	Υ
V <sub>ID</sub> ≥ 0.2 V	H	X	H
	X	L	H
-0.2 V < V <sub>ID</sub> < 0.2 V	H	X	?
	X	L	?
V <sub>ID</sub> ≤ −0.2 V	H	X	L
	X	L	L
X	L	Н	Z
Open	H	X	H
	X	L	H

H = high level, L = low level, X = irrelevant, ? = indeterminate, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## logic symbol†


#### ≥ 1 ΕN 12 G ⅎ 2 1A 3 1Y $\nabla$ 1B -5 2Y 2A 7 2B 10 11 3Y **3A** 9 3B 14 4A 13 4Y 15 4B

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematics of inputs and outputs



SLLS008D - JUNE 1986 - REVISED MAY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, V <sub>I</sub> (A or B)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	±15 V
Enable input voltage, V <sub>I</sub>	
Low-level output current, IOL	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	300°C

<sup>†</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING		
J	1025 mW	8.2 mW/°C	656 mW		
N	1150 mW	9.2 mW/°C	736 mW		

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Common-mode input voltage, V <sub>IC</sub>			±7	V
Differential input voltage, V <sub>ID</sub>			±12	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
High-level output current, I <sub>OH</sub>			-400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



SLLS008D - JUNE 1986 - REVISED MAY 1995

# electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage					200	mV
VIT-	Negative-going input threshold voltage			-200§			mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> –V <sub>IT</sub> –)				120		mV
٧ıK	Enable-input clamp voltage	$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN,$ $I_{OH} = -400 \mu A,$	V <sub>ID</sub> = 200 mV, See Figure 1	2.5	3.6		٧
V	Low level output voltogo	$V_{CC} = MIN,$	I <sub>OL</sub> = 8 mA			0.45	V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 1	I <sub>OL</sub> = 16 mA			0.5	l v
	Ligh impedance state output ourrent	Van MAY	V <sub>O</sub> = 2.4 V			20	^
loz	High-impedance-state output current	VCC = MAX	V <sub>O</sub> = 0.4 V			-20	μΑ
	Line input current	Other input at 0,	V <sub>CC</sub> = MIN, V <sub>I</sub> = 15 V		0.7	1.2	A
11		See Note 3	$V_{CC} = MIN,$ $V_{I} = -15 \text{ V}$		-1.0	-1.7	mA
1	High lavel and his inner to come at	V MAY	V <sub>IH</sub> = 2.7 V			20	4
lιΗ	High-level enable-input current	VCC = MAX	V <sub>IH</sub> = MAX			100	μΑ
IJЦ	Low-level enable-input current	V <sub>CC</sub> = MAX,	V <sub>IL</sub> = 0.4 V			-100	μΑ
	Input resistance			12	18		kΩ
los	Short-circuit output current	$V_{CC} = MAX,$ $V_{O} = 0,$	V <sub>ID</sub> = 3 V, See Note 4	-15	-78	-130	mA
Icc	Supply current	$V_{CC} = MAX$ ,	Outputs disabled		22	35	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -2.5 \text{ V to } 2.5 \text{ V},$		15	22	
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, See Figure 2		15	22	
<sup>t</sup> PZH	Output enable time to high level	C <sub>I</sub> = 15 pF, See Figure 3		13	25	20
tPZL	Output enable time to low level	CL = 15 pr, See Figure 5		11	25	ns
tPHZ	Output disable time from high level	Cr _ E nE Son Figure 3		13	25	
tPLZ	Output disable time from low level	C <sub>L</sub> = 5 pF, See Figure 3		15	22	



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. NOTES: 3. Refer to ANSI Standard EIA/TIA-422-B and EIA/TIA-423-A for exact conditions.

<sup>4.</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. V<sub>OH</sub>, V<sub>OL</sub>




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%,  $Z_O = 50 \Omega$ ,  $t_f \leq 6$  ns,  $t_f \leq 6$  ns.


B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



**LOAD CIRCUIT** 





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. All diodes are 1N3064 or equivalent.
- C. Enable G is tested with G high; G is tested with G low.


Figure 3. Load Circuit and Voltage Waveforms














#### LOW-LEVEL OUTPUT VOLTAGE

## FREE-AIR TEMPERATURE




Figure 12

VOL - Low-Level Output Voltage - V

#### LOW-LEVEL OUTPUT VOLTAGE

#### VS




Figure 13

## LOW-LEVEL OUTPUT VOLTAGE

## VS

#### LOW-LEVEL OUTPUT CURRENT








Figure 14










**INPUT CURRENT** 

**INPUT VOLTAGE TO GND** 

#### TYPICAL CHARACTERISTICS


3




T<sub>A</sub> = 25°C 2 I<sub>1</sub> - Input Current - mA 1 0 -1 - 2 - 3 -15 -10 0 5 10 15 -20 -5 20 V<sub>I</sub> - Input Voltage to GND - V

Figure 19

Figure 20









17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75ALS193D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS193	Samples
SN75ALS193N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS193N	Samples
SN75ALS193NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS193N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

17-Mar-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS193DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	SN75ALS193DR	SOIC	D	16	2500	333.2	345.9	28.6	

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

