SLLS271I – MARCH 1997 – REVISED MAY 2009

	3LL3	$527 \Pi = WARC$	CH 1997 – REVISED
 4:28 Data Channel Compression at up to 238 MBytes/s Throughput 		G PACKA	
 Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI 	V _{CC} [D5 [D6 [2 55] D4] D3] D2
 28 Data Channels and Clock-In Low-Voltage TTL 	GND	5 52] GND] D1
 4 Data Channels and Clock-Out Low-Voltage Differential 	D8 [D9 [7 50] D0] D27
 Operates From a Single 3.3-V Supply With 250 mW (Typ) 	~~ ¬	9 48	LVDSGND Y0M
 ESD Protection Exceeds 6 kV 5-V Tolerant Data Inputs 	D12	11 46] Y0P] Y1M
 Selectable Rising or Falling Edge-Triggered Inputs 	D13 [GND [D14 [13 44] Y1P] LVDSV _{CC}] LVDSGND
 Packaged in Thin Shrink Small-Outline Package With 20-Mil Terminal Pitch 	D15 [D16 [15 42] Y2M] Y2P
Consumes Less Than 1 mW When Disabled	CLKSEL [D17 [CLKOUTM
 Wide Phase-Lock Input Frequency Range 31 MHz to 68 MHz 	D18 [D19 [] ҮЗМ] ҮЗР
 No External Components Required for PLL Outputs Meet or Exceed the Requirements 	GND	21 36	LVDSGND
of ANSI EIA/TIA-644 Standard	4	23 34	PLLGND PLLV _{CC}
Improved Replacement for the DS90C581	D22 [D23 [25 32] PLLGND] SHTDN
description			
The SN75LVDS83 FlatLink transmitter contains four 7-bit parallel-load serial-out shift registers, a	D24 [D25 [] D26] GND

7× clock synthesizer, and five low-voltage

differential-signaling (LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over five balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82. The SN75LVDS83 can also be used in 21-bit links with the SN75LVDS86 receiver.

When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be selected by way of the clock select (CLKSEL) terminal. The frequency of CLKIN is multiplied seven times (7×) and then used to unload the data registers in 7-bit slices and serially. The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN75LVDS83 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user. The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level signal on SHTDN clears all internal registers to a low level.

The SN75LVDS83 is characterized for operation over free-air temperature ranges of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a registered trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997 – 2009, Texas Instruments Incorporated

SLLS271I – MARCH 1997 – REVISED MAY 2009

functional block diagram





SLLS2711 - MARCH 1997 - REVISED MAY 2009





Figure 1. SN75LVDS83 Load and Shift Timing Sequences

equivalent input and output schematic diagrams





SLLS271I – MARCH 1997 – REVISED MAY 2009

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 4 V
Output voltage range, V _O (all terminals)	–0.5 V to V _{CC} + 0.5 V
Input voltage range, V _I (all terminals)	–0.5 V to 5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the GND terminals.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR [‡]	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DGG	1377 mW	11.0 mW/°C	822 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Differential load impedance, ZL	90		132	Ω
Operating free-air temperature, T _A	0		70	°C

timing requirements

		MIN	NOM MAX	UNIT
t _C	Cycle time, input clock	14.7	32.	3 ns
tw	Pulse duration, high-level input clock	0.4 t _C	0.61	_c ns
tt	Transition time, input signal		:	5 ns
t _{su}	Setup time, data, D0 – D27 valid before CLKIN \uparrow or CLKIN \downarrow (see Figure 2)	3		ns
th	Hold time, data, D0 – D27 valid after CLKIN \uparrow or CLKIN \downarrow (see Figure 2)	1.5		ns



SLLS271I - MARCH 1997 - REVISED MAY 2009

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
VIT	Input threshold voltage			1.4		V
V _{OD}	Differential steady-state output voltage magnitude		247		454	mV
$\Delta V_{OD} $	Change in the steady-state differential output voltage magnitude between opposite binary states	$R_L = 100 \Omega$, See Figure 3			50	mV
V _{OC(SS)}	Steady-state common-mode output voltage		1.125		1.375	V
V _{OC} (PP)	Peak-to-peak common-mode output voltage	See Figure 3			150	mV
ЧН	High-level input current	V _{IH} = V _{CC}			25	μA
١ _{IL}	Low-level input current	$V_{IL} = 0$			±10	μΑ
		$V_{O(Yn)} = 0$			±24	mA
IOS	Short-circuit output current	$V_{OD} = 0$			±12	mA
I _{OZ}	High-impedance state output current	$V_{O} = 0$ to V_{CC}			±10	μA
		Disabled, All inputs at GND			280	μA
ICC	Quiescent supply current	Enabled, $R_L = 100 \Omega$, Gray-scale pattern (see Figure 4), $V_{CC} = 3.3 V$, $t_c = 15.38 ns$		72	90	mA
		Enabled, $R_L = 100 \Omega$, Worst-case pattern (see Figure 5), $t_C = 15.38 \text{ ns}$		85	110	mA
Cl	Input capacitance			3		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SLLS2711 - MARCH 1997 - REVISED MAY 2009

switching characteristics over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{d0}	Delay time, CLKOUT [↑] to serial bit position 0		-0.2	0	0.2	ns
^t d1	Delay time, CLKOUT \uparrow to serial bit position 1		$\frac{1}{7}t_{C} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	ns
t _{d2}	Delay time, CLKOUT \uparrow to serial bit position 2		$\frac{2}{7}t_{C}^{} - 0.2$		$\frac{2}{7}t_{c} + 0.2$	ns
td3	Delay time, CLKOUT [↑] to serial bit position 3	$t_c = 15.38 \text{ ns} (\pm 0.2\%),$ Input clock jitter < 50 ps [‡] , See Figure 6	$\frac{3}{7}t_{C}^{} - 0.2$		$\frac{3}{7}t_{C} + 0.2$	ns
t _{d4}	Delay time, CLKOUT [↑] to serial bit position 4	input clock jiller < 50 ps+, See Figure 6	$\frac{4}{7}t_{C}^{} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	ns
^t d5	Delay time, CLKOUT [↑] to serial bit position 5		$\frac{5}{7}t_{C}^{} - 0.2$		$\frac{5}{7}t_{C} + 0.2$	ns
t _{d6}	Delay time, CLKOUT [↑] to serial bit position 6		$\frac{6}{7}t_{C}^{} - 0.2$		$\frac{6}{7}t_{C} + 0.2$	ns
t _{sk(o)}	Output skew, $t_n - \frac{n}{7}t_c$		-0.2		0.2	ns
^t d7	Delay time, CLKIN \downarrow to CLKOUT \uparrow	$t_{C} = 18.51 \text{ ns } (\pm 0.2\%),$ Input clock jitter < 50 ps [‡] , See Figure 6	3.75	5.6	7.75	ns
	6	t_{C} = 15.38 ± 0.75 sin (2 π 500E3t) + 0.05 ns, See Figure 7		±70		ps
$\Delta t_{C(0)}$ Cycle time, output clock jitter§		t_{C} = 15.38 ± 0.75 sin (2 π 3E6t) + 0.05 ns, See Figure 7		±187		ps
tw	Pulse duration, high-level output clock			$\frac{4}{7}t_{c}$		ns
t _t	Transition time, differential output $(t_r \text{ or } t_f)$	See Figure 3	260	700	1500	ps
^t en	Enable time, SHTDN↑ to phase lock (Yn valid)	See Figure 8		1		ms
^t dis	Disable time, $\overline{\text{SHTDN}}\downarrow$ to off state (CLKOUT low)	See Figure 9		250		ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

Input clock jitter is the magnitude of the change in the input clock period.
 Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.




SLLS2711 - MARCH 1997 - REVISED MAY 2009



NOTE A: All input timing is defined at 1.4 V on an input signal with a 10%-to-90% rise or fall time of less than 5 ns.

Figure 2. Setup and Hold Time Waveforms



(b) WAVEFORMS


Figure 3. Test Load and Voltage Waveforms for LVDS Outputs



Not Recommended for New Designs

SN75LVDS83 FlatLink™ TRANSMITTER


SLLS271I - MARCH 1997 - REVISED MAY 2009



D24-27

NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern. Pattern with CLKSEL low shown.

Figure 4. 16-Grayscale Test-Pattern Waveforms



NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVDS outputs. Pattern with CLKSEL low shown.

Figure 5. Worst-Case Test-Pattern Waveforms



SLLS271I - MARCH 1997 - REVISED MAY 2009





Figure 6. SN75LVDS83 Timing Waveforms



SLLS2711 – MARCH 1997 – REVISED MAY 2009





SLLS2711 - MARCH 1997 - REVISED MAY 2009





Figure 11



SLLS271I – MARCH 1997 – REVISED MAY 2009

APPLICATION INFORMATION




NOTES: A. Connect this terminal to V_{CC} for triggering to the rising edge of the input clock and to GND for the falling edge. B. The five 100- Ω terminating resistors are recommended to be 0603 types.

Figure 12. 24-Bit Color Host To 24-Bit LCD Panel Display Application



SLLS271I - MARCH 1997 - REVISED MAY 2009



APPLICATION INFORMATION

NOTES: A. Connect this terminal to V_{CC} for triggering to the rising edge of the input clock and to GND for the falling edge. B. The four 100- Ω terminating resistors are recommended to be 0603 types.

Figure 13. 24-Bit Color Host To 18-Bit LCD Panel Display Application





1-May-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•		•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN75LVDS83DGG	NRND	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGG4	NRND	TSSOP	DGG	56	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGR	NRND	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83DGGR-P	NRND	TSSOP	DGG	56		TBD	Call TI	Call TI			
SN75LVDS83DGGRG4	NRND	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS83	
SN75LVDS83ZQL	NRND	BGA MICROSTAR JUNIOR	ZQL	56		TBD	Call TI	Call TI	-10 to 70		
SN75LVDS83ZQLR	NRND	BGA MICROSTAR JUNIOR	ZQL	52		TBD	Call TI	Call TI	-10 to 70		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

1-May-2013

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal

TAPE AND REEL INFORMATION

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVDS83DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVDS83DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

ZQL (R-PBGA-N52)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 52 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




ZQL0056A



PACKAGE OUTLINE

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.




ZQL0056A

EXAMPLE BOARD LAYOUT

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




ZQL0056A

EXAMPLE STENCIL DESIGN

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated