













TL1431, TL1431M

SLVS062N - DECEMBER 1991 - REVISED OCTOBER 2016

TL1431 Precision Programmable Reference

Features

- 0.4% Initial Voltage Tolerance
- 0.2-Ω Typical Output Impedance
- Fast Turnon (500 ns)
- Sink Current Capability (1 mA to 100 mA)
- Low Reference Current (REF)
- Adjustable Output Voltage (V_{I(ref)} to 36 V)

Applications

- Adjustable Voltage and Current Referencing
- Secondary Side Regulation in Flyback SMPSs
- Zener Replacement
- Voltage Monitoring
- Comparator With Integrated Reference

3 Description

The TL1431 device is a precision programmable reference with specified thermal stability over automotive, commercial, and military temperature ranges. The output voltage can be set to any value between $V_{I(ref)}$ (approximately 2.5 V) and 36 V with two external resistors (see Figure 25). This device has a typical output impedance of 0.2 Ω . Active output circuitry provides a sharp turnon characteristic, making the device an excellent replacement for Zener diodes and other types of references in applications such as onboard regulation, adjustable power supplies, and switching power supplies.


The TL1431C is characterized for operation over the commercial temperature range of 0°C to 70°C. The TL1431Q is characterized for operation over the full automotive temperature range of -40°C to 125°C. The TL1431M is characterized for operation over the full military temperature range of -55°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TL1431D	SOIC (8)	3.90 mm × 4.90 mm
TL1431PW	TSSOP (8)	4.40 mm × 3.00 mm
TL1431LP	TO-92 (3)	4.83 mm × 3.68 mm
TL1431MJG	CDIP (8)	9.58 mm x 6.67 mm
TL1431MFK	LCCC (20)	8.89 mm x 8.89 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents


1	Features 1		8.4 Device Functional Modes	14
2	Applications 1	9	Application and Implementation	15
3	Description 1		9.1 Application Information	15
4	Revision History2		9.2 Typical Application	15
5	Pin Configuration and Functions3		9.3 System Examples	17
6	Specifications	10	Power Supply Recommendations	20
•	6.1 Absolute Maximum Ratings	11	Layout	20
	6.2 ESD Ratings – TL1431C, TL1431Q		11.1 Layout Guidelines	20
	6.3 Recommended Operating Conditions		11.2 Layout Example	20
	6.4 Thermal Information	12	Device and Documentation Support	21
	6.5 Electrical Characteristics – TL1431C5		12.1 Documentation Support	21
	6.6 Electrical Characteristics – TL1431Q6		12.2 Related Links	21
	6.7 Electrical Characteristics – TL1431M 7		12.3 Receiving Notification of Documentation Update	es 21
	6.8 Typical Characteristics		12.4 Community Resources	21
7	Parameter Measurement Information		12.5 Trademarks	21
8	Detailed Description 12		12.6 Electrostatic Discharge Caution	21
•	8.1 Overview		12.7 Glossary	21
	8.2 Functional Block Diagram 12	13	Mechanical, Packaging, and Orderable Information	21
	8.3 Feature Description		inormation	21

4 Revision History

CI	hanges from Revision M (April 2012) to Revision N	Page
•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted ORDERING INFORMATION table; see POA at the end of the data sheet	<i>1</i>
•	Changed R _{0JA} for D, LP and PW package from: 97 °C/W to 114.7 °C/W (D), 140 °C/W to 157 °C/W (LP) and 149 °C/W to 172.4 °C/W (PW) in the <i>Thermal Information</i> table.	4
•	Changed R _{0JC(bot)} for FK and JG package from: 5.61 °C/W to 9.5 °C/W (FK) and 14.5 °C/W to 9.5 °C/W (JG) in the <i>Thermal Information</i> table	
CI	hanges from Revision L (October 2007) to Revision M	Pag



5 Pin Configuration and Functions



Pin Functions

PIN						
NAME	SOIC	CDIP, TSSOP	TO-92	LCCC	I/O	DESCRIPTION
ANODE	2, 3, 6, 7	6	2	15	0	Common pin, normally connected to ground
CATHODE	1	1	1	2	I/O	Shunt current/voltage input
REF	8	8	3	20	ı	Threshold relative to common ground
NC	4, 5	2, 3, 4, 5, 7	_	1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19	_	No internal connection

Copyright © 1991–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Cathode voltage, V _{KA} ⁽²⁾		37	V
Continuous cathode current, I _{KA}	-100	150	mA
Reference input current, I _{I(ref)}	-0.05	10	mA
Lead temperature, 1.6 mm (1/16 in) from case for 10 s		260	°C
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings - TL1431C, TL1431Q

			VALUE	UNIT
\/	Floatroototic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{KA}	Cathode voltage	V _{I(ref)}	36	V
I _{KA}	Cathode current	1	100	mA
	TL1431C	0	70	
T _A	Operating free-air temperature TL1431Q	-40	125	°C
	TL1431M	-55	125	

6.4 Thermal Information

			TL1431		TL14:	31M ⁽²⁾	
	THERMAL METRIC ⁽¹⁾	LP (TO-92)	D (SOIC)	PW (TSSOP)	JG (CDIP)	FK (LCCC)	UNIT
		3 PINS	8 PINS	8 PINS	8 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	157	114.7	172.4	_	_	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	80.7	59	55.2	69.7	55.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	_	55.4	100.8	99	54.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.6	12	5	_	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	136.4	54.8	99	_	_	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	21	9.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

Copyright © 1991–2016, Texas Instruments Incorporated

All voltage values are with respect to ANODE, unless otherwise noted.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ $R_{\theta JC}$ based on MIL-STD-883, and $R_{\theta JB}$ based on JESD51.



6.5 Electrical Characteristics – TL1431C

at specified free-air temperature and $I_{KA} = 10 \text{ mA}$ (unless otherwise noted)


	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
V	Deference input voltege	$V_{KA} = V_{I(ref)}$	T _A = 25°C	2490	2500	2510	mV
V _{I(ref)}	Reference input voltage	(see Figure 13)	$T_A = 0$ °C to 70°C	2480		2520	mv
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	$V_{KA} = V_{I(ref)}$, $T_A = 0$ °C to (see Figure 13)	70°C		4	20	mV
$\frac{\Delta V_{\text{l(ref)}}}{\Delta V_{\text{KA}}}$	Ratio of change in reference input voltage to the change in cathode voltage	$\Delta V_{KA} = 3 \text{ V to } 36 \text{ V}, T_A = (\text{see Figure 14})$	= 0°C to 70°C		-1.1	-2	mV/V
ı	Reference input current	R1 = 10 kΩ, R2 = ∞	$T_A = 25^{\circ}C$		1.5	2.5	
I _{I(ref)}	Reference input current	(see Figure 14)	$T_A = 0$ °C to 70°C			3	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	R1 = 10 k Ω , R2 = ∞ , T _A (see Figure 14)	= 0°C to 70°C		0.2	1.2	μΑ
I _{min}	Minimum cathode current for regulation	$V_{KA} = V_{I(ref)}, T_A = 25^{\circ}C$ (see Figure 13)		0.45	1	mA
	Off state sethada assess	$V_{KA} = 36 \text{ V}, V_{I(ref)} = 0$	T _A = 25°C		0.18	0.5	
I _{off}	Off-state cathode current	(see Figure 15)	$T_A = 0$ °C to 70 °C			2	μA
z _{KA}	Output impedance (2)	$V_{KA} = V_{I(ref)}, f \le 1 \text{ kHz},$ $I_{KA} = 1 \text{ mA to } 100 \text{ mA}, T$ (see Figure 13)	-A = 25°C		0.2	0.4	Ω

The deviation parameters $V_{I(dev)}$ and $I_{I(dev)}$ are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage $\alpha_{VI(ref)}$ is defined as:

$$\left| \alpha_{\text{V/(ref)}} \right| \left(\frac{\text{ppm}}{^{\circ}\text{C}} \right) = \frac{\left(\frac{^{\vee}\text{I(dev)}}{^{\vee}\text{I(ref)} \text{ at } 25^{\circ}\text{C}} \right) \times 10^6}{T_{\text{A}}}$$

where:

 ΔT_A is the rated operating temperature range of the device.



 $\alpha_{VI(ref)} \text{ is positive or negative, depending on whether minimum } V_{I(ref)} \text{ or maximum } V_{I(ref)}, \text{ respectively, occurs at the lower temperature.}$ The output impedance is defined as: $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{KA}}$ When the device is operating with two external resistors (see Figure 2), the total dynamic impedance of the circuit is given by: $|Z'| = \frac{\Delta V}{\Delta I}, \text{ which is approximately equal to } |Z_{KA}| \left(1 + \frac{R1}{R2}\right).$



6.6 Electrical Characteristics – TL1431Q

at specified free-air temperature and $I_{KA} = 10 \text{ mA}$ (unless otherwise noted)


	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V	Deference input voltage	$V_{KA} = V_{I(ref)}$	T _A = 25°C	2490	2500	2510	mV
V _{I(ref)}	Reference input voltage	(see Figure 13)	$T_A = -40$ °C to 125°C	2470		2530	mv
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	$V_{KA} = V_{I(ref)}, T_A = -40^{\circ}C$ (see Figure 13)	to 125°C		17	55	mV
$\frac{\Delta V_{\text{l(ref)}}}{\Delta V_{\text{KA}}}$	Ratio of change in reference input voltage to the change in cathode voltage	$\Delta V_{KA} = 3 \text{ V to } 36 \text{ V}, T_A = $ (see Figure 14)	-40°C to 125°C		-1.1	-2	mV/V
	Deference input ourrent	R1 = 10 kΩ, R2 = ∞	T _A = 25°C		1.5	2.5	
I _{I(ref)}	Reference input current	(see Figure 14)	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			4	μA
I _{I(dev)}	Deviation of reference input current over full temperature range ⁽¹⁾	R1 = 10 k Ω , R2 = ∞ , T _A = (see Figure 14)	= -40°C to 125°C		0.5	2	μΑ
I _{min}	Minimum cathode current for regulation	$V_{KA} = V_{I(ref)}, T_A = 25^{\circ}C$ (s	see Figure 13)		0.45	1	mA
	Off state authods surrent	$V_{KA} = 36 \text{ V}, V_{I(ref)} = 0$	$T_A = 25^{\circ}C$		0.18	0.5	
I _{off}	Off-state cathode current	(see Figure 15)	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			2	μA
z _{KA}	Output impedance ⁽²⁾	$V_{KA} = V_{I(ref)}$, $f \le 1$ kHz, $I_{KA} = 1$ mA to 100 mA, T _i (see Figure 13)	Λ = 25°C		0.2	0.4	Ω

The deviation parameters $V_{I(dev)}$ and $I_{I(dev)}$ are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage $\alpha_{VI(ref)}$ is defined as:

$$\left| \begin{array}{c} \alpha_{\text{VI(ref)}} \end{array} \right| \left(\frac{\text{ppm}}{^{\circ}\text{C}} \right) = \begin{array}{c} \left(\frac{\forall_{\text{I(dev)}}}{\forall_{\text{I(ref)}} \text{ at 25}^{\circ}\text{C}} \right) \times 10^{6} \\ \hline T_{\text{A}} \end{array} \right|$$

where:

 ΔT_A is the rated operating temperature range of the device.



 $\alpha_{VI(ref)} \text{ is positive or negative, depending on whether minimum } V_{I(ref)} \text{ or maximum } V_{I(ref)}, \text{ respectively, occurs at the lower temperature.}$ The output impedance is defined as: $|z_{\kappa A}| = \frac{\Delta V_{\kappa A}}{\Delta I_{\kappa A}}$ When the device is operating with two external resistors (see Figure 2), the total dynamic impedance of the circuit is given by: $|z'| = \frac{\Delta V}{\Delta I}, \text{ which is approximately equal to } |z_{\kappa A}| \left(1 + \frac{R1}{R2}\right).$



6.7 Electrical Characteristics – TL1431M

at specified free-air temperature and $I_{KA} = 10$ mA (unless otherwise noted)


	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
V	Deference input valtage	$V_{KA} = V_{I(ref)}$	T _A = 25°C	2475	2500	2540	m\/
V _{I(ref)}	Reference input voltage	(see Figure 13)	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	2460		2550	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	$V_{KA} = V_{I(ref)}$, $T_A = -55$ °C to (see Figure 13)	125°C		17	55 ⁽²⁾	mV
$\frac{\Delta V_{\text{l(ref)}}}{\Delta V_{\text{KA}}}$	Ratio of change in reference input voltage to the change in cathode voltage	$\Delta V_{KA} = 3 \text{ V to } 36 \text{ V}, T_A = -6 \text{ (see Figure 14)}$	-55°C to 125°C		-1.1	-2	mV/V
	Deference input ourrent	R1 = 10 kΩ, R2 = ∞	T _A = 25°C		1.5	2.5	
I _{I(ref)}	Reference input current	(see Figure 14)	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			5	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	R1 = 10 k Ω , R2 = ∞ , T _A = (see Figure 14)	–55°C to 125°C		0.5	3 ⁽²⁾	μΑ
I _{min}	Minimum cathode current for regulation	$V_{KA} = V_{I(ref)}$, $T_A = 25$ °C (see	ee Figure 13)		0.45	1	mA
	Off state authods surrent	$V_{KA} = 36 \text{ V}, V_{I(ref)} = 0$	$T_A = 25^{\circ}C$		0.18	0.5	
I _{off}	Off-state cathode current	(see Figure 15)	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			2	μΑ
z _{KA}	Output impedance ⁽³⁾	$V_{KA} = V_{I(ref)}$, $f \le 1$ kHz, $I_{KA} = 1$ mA to 100 mA, T_A (see Figure 13)	= 25°C		0.2	0.4	Ω

The deviation parameters $V_{I(dev)}$ and $I_{I(dev)}$ are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage $\alpha_{VI(ref)}$ is defined as:

$$\left| \begin{array}{c} \alpha_{\text{VI(ref)}} \end{array} \right| \left(\frac{\text{ppm}}{^{\circ}\text{C}} \right) = \begin{array}{c} \left(\frac{\forall_{\text{I(dev)}}}{\forall_{\text{I(ref)}} \text{ at 25}^{\circ}\text{C}} \right) \times 10^{6} \\ \hline T_{\text{A}} \end{array} \right|$$

where:

 ΔT_A is the rated operating temperature range of the device.



 $\alpha_{VI(ref)} \text{ is positive or negative, depending on whether minimum } V_{I(ref)} \text{ or maximum } V_{I(ref)}, \text{ respectively, occurs at the lower temperature.}$ On products compliant to MIL-PRF-38535, this parameter is not production tested. The output impedance is defined as: $\begin{aligned} |Z_{KA}| &= \frac{\Delta V_{KA}}{\Delta I_{KA}} \end{aligned}$ When the device is operating with two external resistors (see Figure 2), the total dynamic impedance of the circuit is given by: $|z'| = \frac{\Delta V}{\Delta I}, \text{ which is approximately equal to } \begin{vmatrix} |z_{KA}| & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ | & | \\ |$





6.8 Typical Characteristics


Data at high and low temperatures are applicable only within the recommended operating free-air temperature ranges of the various devices.

Table 1. Table Of Graphs


GRAPH	FIGURE
Reference voltage vs Free-air temperature	Figure 1
Reference current vs Fire-air temperature	Figure 2
Cathode current vs Cathode voltage	Figure 3, Figure 4
Off-state cathode current vs Free-air temperature	Figure 5
Ratio of delta reference voltage to delta cathode voltage vs Free-air temperature	Figure 6
Equivalent input-noise voltage vs Frequency	Figure 7
Equivalent input-noise voltage over a 10-second period	Figure 8
Small-signal voltage amplification vs Frequency	Figure 9
Reference impedance vs Frequency	Figure 10
Pulse response	Figure 11
Stability boundary conditions	Figure 12







800







Figure 4. Cathode Current vs Cathode Voltage


Submit Documentation Feedback

Copyright © 1991-2016, Texas Instruments Incorporated









7 Parameter Measurement Information




Figure 13. Test Circuit For $V_{(KA)} = V_{ref}$




Figure 15. Test Circuit For Ioff




Figure 14. Test Circuit For $V_{(KA)} > V_{ref}$





Figure 16. Test Circuit For 0.1-Hz To 10-Hz Equivalent Input-Noise Voltage



Parameter Measurement Information (continued)






Figure 17. Test Circuit For Voltage Amplification





Figure 18. Test Circuit For Reference Impedance






Figure 19. Test Circuit For Pulse Response

Figure 20. Test Circuits For Curves A Through D




8 Detailed Description

8.1 Overview

The TL1431 device has proven ubiquity and versatility across a wide range of applications, ranging from power to signal path. This is due to its key components containing an accurate voltage reference and op amp, which are very fundamental analog building blocks. TL1431 is used in conjunction with its key components to behave as a single voltage reference, error amplifier, voltage clamp, or comparator with integrated reference. TL1431 can be operated and adjusted to cathode voltages from 2.5 V to 36 V, making this part optimum for a wide range of end equipments in industrial, auto, telecom, and computing. In order for this device to behave as a shunt regulator or error amplifier, >1 mA (Imin(max)) must be supplied in to the cathode pin. Under this condition, feedback can be applied from the Cathode and Ref pins to create a replica of the internal reference voltage. Various reference voltage options can be purchased with initial tolerances (at 25°C) of 0.4% and 1%. The TL1431C devices are characterized for operation from 0°C to 70°C, the TL1431Q devices are characterized for operation from –55°C to 125°C.

8.2 Functional Block Diagram




Copyright © 2016, Texas Instruments Incorporated

Figure 21. Equivalent Schematic



Functional Block Diagram (continued)



- (1) All component values are nominal.
- (2) Pin numbers shown are for the D package.

Figure 22. Detailed Schematic

8.3 Feature Description

TL1431 consists of an internal reference and amplifier that outputs a sink current base on the difference between the reference pin and the virtual internal pin. The sink current is produced by the internal Darlington pair, shown in Figure 22. A Darlington pair is used in order for this device to be able to sink a maximum current of 100 mA. When operated with enough voltage headroom (\geq 2.5 V) and cathode current (I_{KA}), TL1431 forces the reference pin to 2.5 V. However, the reference pin can not be left floating, as it needs $I_{REF} \geq 5 \,\mu\text{A}$ (see *Electrical Characteristics – TL1431M*). This is because the reference pin is driven into an npn, which needs base current to operate properly. When feedback is applied from the cathode and reference pins, TL1431 behaves as a Zener diode, regulating to a constant voltage dependent on current being supplied into the cathode. This is due to the internal amplifier and reference entering the proper operating regions. The same amount of current needed in the above feedback situation must be applied to this device in open loop, servo, or error amplifying implementations in order for it to be in the proper linear region giving TL1431 enough gain. Unlike many linear regulators, TL1431 is internally compensated to be stable without an output capacitor between the cathode and anode. However, if desired an output capacitor can be used as a guide to assist in choosing the correct capacitor to maintain stability.



8.4 Device Functional Modes

8.4.1 Open Loop (Comparator)

When the cathode or output voltage or current of TL1431 is not being fed back to the reference or input pin in any form, this device is operating in open loop. With proper cathode current (I_{KA}) applied to this device, TL1431 has the characteristics shown in Figure 22. With such high gain in this configuration, TL1431 is typically used as a comparator. With the reference integrated makes TL1431 the preferred choice when users are trying to monitor a certain level of a single signal.

8.4.2 Closed Loop

When the cathode or output voltage or current of TL1431 is being fed back to the reference or input pin in any form, this device is operating in closed loop. The majority of applications involving TL1431 use it in this manner to regulate a fixed voltage or current. The feedback enables this device to behave as an error amplifier, computing a portion of the output voltage and adjusting it to maintain the desired regulation. This is done by relating the output voltage back to the reference pin in a manner to make it equal to the internal reference voltage, which can be accomplished through resistive or direct feedback.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

As the TL1431 device has many applications and setups, there are many situations that this datasheet cannot characterize in detail. The linked application notes help the designer make the best choices when using this part. *Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet* (SLVA482) provides a deeper understanding of this devices stability characteristics and aid the user in making the right choices when choosing a load capacitor. *Setting the Shunt Voltage on an Adjustable Shunt Regulator* (SLVA445) assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 23. Comparator Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters
PARAMETER VAI

PARAMETER	VALUE			
Reference initial accuracy	0.4%			
Supply voltage	48 V			
Cathode current (I _K)	50 μA			
Output voltage level	2.5 V to 36 V			
Load capacitance	1 nF			
Feedback resistor values and accuracy (R1 and R2)	10 kΩ			

9.2.2 Detailed Design Procedure

When using TL1431 as a shunt regulator, determine the following:

- Input voltage range
- Temperature range
- Total accuracy
- Cathode current



- Reference initial accuracy
- Output capacitance

9.2.2.1 Programming Output/Cathode Voltage

To program the cathode voltage to a regulated voltage a resistive bridge must be shunted between the cathode and anode pins with the mid point tied to the reference pin. This can be seen in Figure 23, with R1 and R2 being the resistive bridge. The cathode/output voltage in the shunt regulator configuration can be approximated by the equation shown in Figure 23. The cathode voltage can be more accurately determined by taking in to account the cathode current with Equation 1.

$$Vo = (1 + R1 / R2) \times V_{REF} - I_{REF} \times R1$$
 (1)

For this equation to be valid, TL1431 must be fully biased so that it has enough open loop gain to mitigate any gain error. This can be done by meeting the Imin specification denoted in *Electrical Characteristics – TL1431M*.

9.2.2.2 Total Accuracy

When programming the output above unity gain (V_{KA}=V_{REF}), TL1431 is susceptible to other errors that may effect the overall accuracy beyond V_{RFF}. These errors include:

- R1 and R2 accuracies
- V_{I(dev)} Change in reference voltage over temperature
- ΔV_{REF} / ΔV_{KA} Change in reference voltage to the change in cathode voltage
- |z_{KA}| Dynamic impedance, causing a change in cathode voltage with cathode current

Worst case cathode voltage can be determined taking all of the variables in to account.

9.2.2.3 Stability

Though TL1431 is stable with no capacitive load, the device that receives the shunt regulator's output voltage could present a capacitive load that is within the TL1431 region of stability, shown in Figure 12. Also, designers may use capacitive loads to improve the transient response or for power supply decoupling. When using additional capacitance between Cathode and Anode, refer to Figure 12.

9.2.2.4 Start-up Time

As shown in Figure 24, TL1431 has a fast response up to approximately 2 V and then slowly charges to its programmed value. This is due to the compensation capacitance the TL1431 has to meet its stability criteria. Despite the secondary delay, TL1431 still has a fast response suitable for many clamp applications.

9.2.3 Application Curve




Figure 24. TL1431 Start-up Response




9.3 System Examples

Table 3 lists example circuits of the TL1431.

Table 3. Table Of Example Circuits


APPLICATION	FIGURE
Shunt regulator	Figure 25
Single-supply comparator with temperature-compensated threshold	Figure 26
Precision high-current series regulator	Figure 27
Output control of a three-terminal fixed regulator	Figure 28
Higher-current shunt regulator	Figure 29
Crowbar	Figure 30
Precision 5-V, 1.5-A, 0.5% regulator	Figure 31
5-V precision regulator	Figure 32
PWM converter with 0.5% reference	Figure 33
Voltage monitor	Figure 34
Delay timer	Figure 35
Precision current limiter	Figure 36
Precision constant-current sink	Figure 37



Copyright © 2016, Texas Instruments Incorporated

R must provide cathode current \geq 1 mA to the TL1431 at minimum $V_{(BATT)}.$


Figure 25. Shunt Regulator



Copyright © 2016, Texas Instruments Incorporated

Figure 26. Single-Supply Comparator With Temperature-Compensated Threshold






Copyright © 2016, Texas Instruments Incorporated

R must provide cathode current ≥ 1 mA to the TL1431 at minimum $V_{(BATT)}$.

Figure 27. Precision High-Current Series Regulator



Copyright © 2016, Texas Instruments Incorporated

Figure 29. Higher-Current Shunt Regulator






Figure 31. Precision 5-V, 1.5-A, 0.5% Regulator



Copyright © 2016, Texas Instruments Incorporated


Figure 28. Output Control Of A Three-Terminal Fixed Regulator



Copyright © 2016, Texas Instruments Incorporated

See the stability boundary conditions in Figure 12 to determine allowable values for C.

Figure 30. Crowbar





Copyright © 2016, Texas Instruments Incorporated

R_b must provide cathode current ≥1 mA to the TL1431.

Figure 32. 5-V Precision Regulator








Copyright © 2016, Texas Instruments Incorporated

Select R3 and R4 to provide the desired LED intensity and cathode current ≥1 mA to the TL1431.

Figure 34. Voltage Monitor

Figure 33. PWM Converter With 0.5% Reference




Copyright © 2016, Texas Instruments Incorporated

Figure 35. Delay Timer

 $V_{(BATT)}$

Copyright © 2016, Texas Instruments Incorporated

Figure 36. Precision Current Limiter



Copyright © 2016, Texas Instruments Incorporated

Figure 37. Precision Constant-Current Sink



10 Power Supply Recommendations


When using TL1431 as a linear regulator to supply a load, designers typically use a bypass capacitor on the output/cathode pin. When doing this, be sure that the capacitance is within the stability criteria shown in Figure 12. To not exceed the maximum cathode current, ensure the supply voltage is current limited. Also, be sure to limit the current being driven into the Ref pin, as not to exceed it's absolute maximum rating. For applications shunting high currents, pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

11 Layout

11.1 Layout Guidelines

Bypass capacitors must be placed as close to the part as possible. Current-carrying traces need to have widths appropriate for the amount of current they are carrying; in the case of the TL1431, these currents are low.

11.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 38. PW Package Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet (SLVA482)
- Setting the Shunt Voltage on an Adjustable Shunt Regulator (SLVA445)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TL1431	Click here	Click here	Click here	Click here	Click here	
TL1431M	Click here	Click here	Click here	Click here	Click here	

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1991–2016, Texas Instruments Incorporated





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9962001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9962001Q2A TL1431MFKB	Samples
5962-9962001QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9962001QPA TL1431M	Samples
TL1431CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	1431C	Samples
TL1431CLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL1431C	Samples
TL1431CLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL1431C	Samples
TL1431CLPME3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL1431C	Samples
TL1431CLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL1431C	Samples
TL1431CLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 70	TL1431C	Samples
TL1431CPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	T1431	Samples
TL1431CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T1431	Samples
TL1431MFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	TL1431MFK	Samples
TL1431MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9962001Q2A	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	_		_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
										TL1431MFKB	
TL1431MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	TL1431MJG	Samples
TL1431MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9962001QPA TL1431M	Samples
TL1431QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1431Q	Samples
TL1431QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1431Q	Samples
TL1431QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1431Q	Samples
TL1431QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1431Q	Samples
TL1431QPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1431Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM



17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL1431, TL1431M:

Catalog: TL1431

Automotive: TL1431-Q1, TL1431-Q1

● Enhanced Product: TL1431-EP, TL1431-EP

Military: TL1431M

Space: TL1431-SP, TL1431-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL1431CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL1431CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL1431CPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL1431QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL1431QPWRG4	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

www.ti.com 28-Apr-2016



*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL1431CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL1431CPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL1431CPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0
TL1431QDR	SOIC	D	8	2500	340.5	338.1	20.6
TL1431QPWRG4	TSSOP	PW	8	2000	367.0	367.0	35.0

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Lead dimensions are not controlled within this area.

→ Falls within JEDEC TO-226 Variation AA (TO-226 replaces TO-92).

E. Shipping Method:

Straight lead option available in bulk pack only.

Formed lead option available in tape & reel or ammo pack.

Specific products can be offered in limited combinations of shipping mediums and lead options.

Consult product folder for more information on available options.





- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Tape and Reel information for the Formed Lead Option package.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

