
SLVS084F - APRIL 1994 - REVISED JANUARY 2002

- Complete PWM Power Control
- 3.6-V to 40-V Operation
- Internal Undervoltage-Lockout Circuit
- Internal Short-Circuit Protection
- Oscillator Frequency . . . 20 kHz to 500 kHz
- Variable Dead Time Provides Control Over Total Range
- ±3% Tolerance on Reference Voltage (TL5001A)
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards

description

The TL5001 and TL5001A incorporate on a single monolithic chip all the functions required for a pulse-width-modulation (PWM) control circuit. Designed primarily for power-supply control, the TL5001/A contains an error amplifier, a regulator, an oscillator, a PWM comparator with a dead-time-control input, undervoltage lockout



(UVLO), short-circuit protection (SCP), and an open-collector output transistor. The TL5001A has a typical reference voltage tolerance of $\pm 3\%$ compared to $\pm 5\%$ for the TL5001.

The error-amplifier common-mode voltage ranges from 0 V to 1.5 V. The noninverting input of the error amplifier is connected to a 1-V reference. Dead-time control (DTC) can be set to provide 0% to 100% dead time by connecting an external resistor between DTC and GND. The oscillator frequency is set by terminating RT with an external resistor to GND. During low V_{CC} conditions, the UVLO circuit turns the output off until V_{CC} recovers to its normal operating range.

The TL5001C and TL5001AC are characterized for operation from -20° C to 85° C. The TL5001I and TL5001AI are characterized for operation from -40° C to 85° C. The TL5001Q and TL5001AQ are characterized for operation from -40° C to 125° C. The TL5001M and TL5001AM are characterized for operation from -55° C to 125° C.

	A17														
		PACKAGED	DEVICES												
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)	CERAMIC DIP (JG)	CHIP CARRIER (FK)											
–20°C to 85°C	TL5001CD	TL5001CP	_	—											
-20 C 10 85 C	TL5001ACD	TL5001ACP	_	—											
-40°C to 85°C	TL5001ID	TL5001IP	_	—											
-40 C 10 85 C	TL5001AID	TL5001AIP	_	—											
-40°C to 125°C	TL5001QD	—	_	—											
-40 C 10 125 C	TL5001AQD	—	_	—											
–55°C to 125°C	_	_	TL5001MJG	TL5001MFK											
-55 0 10 125 0	_	_	TL5001AMJG	TL5001AMFK											

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TL5001CDR).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLVS084F - APRIL 1994 - REVISED JANUARY 2002

schematic for typical application




OUT

1

V_{CC} DTC RT 6 7 UVLO IDT → 2.5 V 1 V Reference 1.5 V 1 V Voltage \sim osc PWM/DTC Error SCP Comparator Amplifier **Comparator 1** FB <u>4</u> SCP **Comparator 2**

functional block diagram





detailed description

voltage reference

A 2.5-V regulator operating from V_{CC} is used to power the internal circuitry of the TL5001 and TL5001A and as a reference for the error amplifier and SCP circuits. A resistive divider provides a 1-V reference for the error amplifier noninverting input which typically is within 2% of nominal over the operating temperature range.

error amplifier

The error amplifier compares a sample of the dc-to-dc converter output voltage to the 1-V reference and generates an error signal for the PWM comparator. The dc-to-dc converter output voltage is set by selecting the error-amplifier gain (see Figure 1), using the following expression:




Figure 1. Error-Amplifier Gain Setting

The error-amplifier output is brought out as COMP for use in compensating the dc-to-dc converter control loop for stability. Because the amplifier can only source 45 μ A, the total dc load resistance should be 100 k Ω or more.

oscillator/PWM

The oscillator frequency (f_{osc}) can be set between 20 kHz and 500 kHz by connecting a resistor between RT and GND. Acceptable resistor values range from 15 k Ω to 250 k Ω . The oscillator frequency can be determined by using the graph shown in Figure 5.

The oscillator output is a triangular wave with a minimum value of approximately 0.7 V and a maximum value of approximately 1.3 V. The PWM comparator compares the error-amplifier output voltage and the DTC input voltage to the triangular wave and turns the output transistor off whenever the triangular wave is greater than the lesser of the two inputs.

dead-time control (DTC)

DTC provides a means of limiting the output-switch duty cycle to a value less than 100%, which is critical for boost and flyback converters. A current source generates a reference current (I_{DT}) at DTC that is nominally equal to the current at the oscillator timing terminal, RT. Connecting a resistor between DTC and GND generates a dead-time reference voltage (V_{DT}), which the PWM/DTC comparator compares to the oscillator triangle wave as described in the previous section. Nominally, the maximum duty cycle is 0% when V_{DT} is 0.7 V or less and 100% when V_{DT} is 1.3 V or greater. Because the triangle wave amplitude is a function of frequency and the source impedance of RT is relatively high (1250 Ω), choosing R_{DT} for a specific maximum duty cycle, D, is accomplished using the following equation and the voltage limits for the frequency in question as found in Figure 11 (V_{osc} max and V_{osc} min are the maximum and minimum oscillator levels):



SLVS084F – APRIL 1994 – REVISED JANUARY 2002

dead-time control (DTC) (continued)

$$R_{DT} = (R_{t} + 1250) [D(V_{osc}max - V_{osc}min) + V_{osc}min]$$

Where

 R_{DT} and R_t are in ohms, D in decimal

Soft start can be implemented by paralleling the DTC resistor with a capacitor (C_{DT}) as shown in Figure 2. During soft start, the voltage at DTC is derived by the following equation:




Figure 2. Soft-Start Circuit

If the dc-to-dc converter must be in regulation within a specified period of time, the time constant, $R_{DT}C_{DT}$, should be $t_0/3$ to $t_0/5$. The TL5001/A remains off until $V_{DT} \approx 0.7$ V, the minimum ramp value. C_{DT} is discharged every time UVLO or SCP becomes active.

undervoltage-lockout (UVLO) protection

The undervoltage-lockout circuit turns the output transistor off and resets the SCP latch whenever the supply voltage drops too low (approximately 3 V at 25° C) for proper operation. A hysteresis voltage of 200 mV eliminates false triggering on noise and chattering.

short-circuit protection (SCP)

The TL5001/A includes short-circuit protection (see Figure 3), which turns the power switch off to prevent damage when the converter output is shorted. When activated, the SCP prevents the switch from being turned on until the internal latching circuit is reset. The circuit is reset by reducing the input voltage until UVLO becomes active or until the SCP terminal is pulled to ground externally.

When a short circuit occurs, the error-amplifier output at COMP rises to increase the power-switch duty cycle in an attempt to maintain the output voltage. SCP comparator 1 starts an RC timing circuit when COMP exceeds 1.5 V. If the short is removed and the error-amplifier output drops below 1.5 V before time out, normal converter operation continues. If the fault is still present at the end of the time-out period, the timer sets the latching circuit and turns off the TL5001/A output transistor.



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

short-circuit protection (SCP) (continued)




Figure 3. SCP Circuit

The timer operates by charging an external capacitor (C_{SCP}), connected between the SCP terminal and ground, towards 2.5 V through a 185-k Ω resistor (R_{SCP}). The circuit begins charging from an initial voltage of approximately 185 mV and times out when the capacitor voltage reaches 1 V. The output of SCP comparator 2 then goes high, turns on Q2, and latches the timer circuit. The expression for setting the SCP time period is derived from the following equation:

$$V_{\text{SCP}} = (2.5 - 0.185)(1 - e^{-t/\tau}) + 0.185$$

Where

 $\tau = R_{SCP}C_{SCP}$

The end of the time-out period, t_{SCP} , occurs when $V_{SCP} = 1$ V. Solving for C_{SCP} yields:

 $C_{SCP} = 12.46 \times t_{SCP}$

Where

t is in seconds, C in µF.

t_{SCP} must be much longer (generally 10 to 15 times) than the converter start-up period or the converter will not start.

output transistor

The output of the TL5001/A is an open-collector transistor with a maximum collector current rating of 21 mA and a voltage rating of 51 V. The output is turned on under the following conditions: the oscillator triangle wave is lower than both the DTC voltage and the error-amplifier output voltage, the UVLO circuit is inactive, and the short-circuit protection circuit is inactive.



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Amplifier input voltage, V _{I(FB)} Output voltage, V _O , OUT		20 V
Output current, I _O , OUT		
Output peak current, IO(peak), OUT		100 mA
Continuous total power dissipation		
Operating ambient temperature range, T _A :	TL5001C, TL5001AC	–20°C to 85°C
	TL5001I, TL5001AI	–40°C to 85°C
	TL5001Q, TL5001AQ	–40°C to 125°C
	TL5001M, TL5001AM	–55°C to 125°C
Storage temperature range, T _{stg}		–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from c	case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	200 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{CC}		3.6	40	V
Amplifier input voltage, VI(FB)		0	1.5	V
Output voltage, VO, OUT			50	V
Output current, IO, OUT			20	mA
COMP source current			45	μA
COMP dc load resistance		100		kΩ
Oscillator timing resistor, Rt		15	250	kΩ
Oscillator frequency, f _{OSC}		20	500	kHz
	TL5001C, TL5001AC	-20	85	
Operating embient temperature T	TL5001I, TL5001AI	-40	85	°C
Operating ambient temperature, T _A	TL5001Q, TL5001AQ	-40	125	
	TL5001M, TL5001AM	-55	125	



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$, $f_{osc} = 100 \text{ kHz}$ (unless otherwise noted)

reference

PARAMETER	TEST CONDITIONS	TL50	01C, TL5	6001	TL500 ⁻	IAC, TL5	5001AI	
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	түр†	MAX	UNIT
Output voltage	COMP connected to FB	0.95	1	1.05	0.97	1	1.03	V
Input regulation	$V_{CC} = 3.6 V \text{ to } 40 V$		2	12.5		2	12.5	mV
	$T_A = -20^{\circ}C$ to $25^{\circ}C$ (C suffix)	-10	-1	10	-10	-1	10	
Output voltage change with temperature	$T_A = -40^{\circ}C$ to 25°C (I suffix)	-10	-1	10	-10	-1	10	mV/V
	$T_A = 25^{\circ}C$ to $85^{\circ}C$	-10	-2	10	-10	-2	10	

[†] All typical values are at $T_A = 25^{\circ}C$.

undervoltage lockout

PARAMETER	TEST CONDITIONS	TL50	01C, TL5	i001I	TL5001	UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	
Upper threshold voltage	$T_A = 25^{\circ}C$		3			3		V
Lower threshold voltage	$T_A = 25^{\circ}C$		2.8			2.8		V
Hysteresis	$T_A = 25^{\circ}C$	100	200		100	200		mV
Reset threshold voltage	T _A = 25°C	2.1	2.55		2.1	2.55		V

[†] All typical values are at $T_A = 25^{\circ}C$.

short-circuit protection

TEST CONDITIONS	TL50	01C, TL5	6001I	TL500 ⁻	UNIT		
TEST CONDITIONS	MIN	TYP†	MAX	MIN	түр†	MAX	
$T_A = 25^{\circ}C$	0.95	1.00	1.05	0.97	1.00	1.03	V
No pullup	140	185	230	140	185	230	mV
No pullup		60	120		60	120	mV
T _A = 25°C	-10	-15	-20	-10	-15	-20	μA
		1.5			1.5		V
	No pullup No pullup	TEST CONDITIONS MIN T _A = 25°C 0.95 No pullup 140 No pullup 140	TEST CONDITIONS MIN TYP1 $T_A = 25^{\circ}C$ 0.95 1.00 No pullup 140 185 No pullup 60 $T_A = 25^{\circ}C$ -10 -15	MIN TYPT MAX $T_A = 25^{\circ}C$ 0.95 1.00 1.05 No pullup 140 185 230 No pullup 60 120 $T_A = 25^{\circ}C$ -10 -15 -20	TEST CONDITIONS MIN TYP1 MAX MIN $T_A = 25^{\circ}C$ 0.95 1.00 1.05 0.97 No pullup 140 185 230 140 No pullup 60 120 120 $T_A = 25^{\circ}C$ -10 -15 -20 -10	TEST CONDITIONS MIN TYP1 MAX MIN TYP1 $T_A = 25^{\circ}C$ 0.95 1.00 1.05 0.97 1.00 No pullup 140 185 230 140 185 No pullup 60 120 60 $T_A = 25^{\circ}C$ -10 -15 -20 -10 -15	TEST CONDITIONS MIN TYP1 MAX MIN TYP1 MAX $T_A = 25^{\circ}C$ 0.95 1.00 1.05 0.97 1.00 1.03 No pullup 140 185 230 140 185 230 No pullup 60 120 60 120 100 100 $T_A = 25^{\circ}C$ -10 -15 -20 -10 -15 -20

[†] All typical values are at $T_A = 25^{\circ}C$.

oscillator

TEST CONDITIONS	TL50010	C, TL5	001I	TL5001	6001AI		
TEST CONDITIONS	MIN T	'YP†	MAX	MIN	TYP†	MAX	
R _t = 100 kΩ		100			100		kHz
		15			15		kHz
V_{CC} = 3.6 V to 40 V		1			1		kHz
$T_A = -40^{\circ}C$ to $25^{\circ}C$	-4 -	-0.4	4	-4	-0.4	4	kHz
$T_A = -20^{\circ}C$ to $25^{\circ}C$	-4 -	-0.4	4	-4	-0.4	4	kHz
$T_A = 25^{\circ}C \text{ to } 85^{\circ}C$	-4 -	-0.2	4	-4	-0.2	4	kHz
		1			1		V
	$V_{CC} = 3.6 V \text{ to } 40 V$ $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $T_A = -20^{\circ}\text{C to } 25^{\circ}\text{C}$	TEST CONDITIONS MIN 1 $R_t = 100 \text{ k}\Omega$ $V_{CC} = 3.6 \text{ V to } 40 \text{ V}$ $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ -4 $T_A = -20^{\circ}\text{C to } 25^{\circ}\text{C}$ -4	TEST CONDITIONS MIN TYP1 $R_t = 100 \text{ k}\Omega$ 100 $V_{CC} = 3.6 \text{ V to } 40 \text{ V}$ 1 $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ -4 -0.4 $T_A = -20^{\circ}\text{C to } 25^{\circ}\text{C}$ -4 -0.4	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$, $f_{osc} = 100 \text{ kHz}$ (unless otherwise noted) (continued)

dead-time control

PARAMETER		TEST CONDITIONS	TL5001C, TL5001I			TL5001	UNIT		
PARAMETER		TEST CONDITIONS	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
	TL5001C	V _(DT) = 1.5 V	$0.9 \times I_{RT}^{\ddagger}$		$1.1 \times I_{RT}$	$0.9 \times I_{RT}^{\ddagger}$		$1.1 \times I_{RT}$	μA
Output (source) current	TL5001I	V _(DT) = 1.5 V	$0.9 \times I_{RT}^{\ddagger}$		$1.2 \times I_{RT}$	$0.9 \times I_{RT}^{\ddagger}$		$1.2 \times I_{RT}$	μΑ
		Duty cycle = 0%	0.5	0.7		0.5	0.7		V
Input threshold voltage		Duty cycle = 100%		1.3	1.5		1.3	1.5	v

[†] All typical values are at $T_A = 25^{\circ}C$. [‡] Output source current at RT

error amplifier

PARAMETER		TL50	01C, TL5	5001I	· · ·			
	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	
	V _{CC} = 3.6 V to 40 V	0		1.5	0		1.5	V
			-160	-500		-160	-500	nA
Positive		1.5	2.3		1.5	2.3		V
Negative			0.3	0.4		0.3	0.4	V
			80			80		dB
			1.5			1.5		MHz
	V _{I(FB)} = 1.2 V, COMP = 1 V	100	600		100	600		μA
	VI(FB) = 0.8 V, COMP = 1 V	-45	-70		-45	-70		μΑ
		Positive Negative VI(FB) = 1.2 V, COMP = 1 V	TEST CONDITIONS MIN V _{CC} = 3.6 V to 40 V 0 Positive 1.5 Negative 1.5 V _{I(FB)} = 1.2 V, COMP = 1 V 100	TEST CONDITIONS MIN TYP1 V _{CC} = 3.6 V to 40 V 0 -160 Positive 1.5 2.3 Negative 0.3 0.3 VICE 1.5 1.5 VICE 1.5 0.3	$\begin{tabular}{ c c c c c c } \hline MIN & TYPT & MAX \\ \hline V_{CC} = 3.6 \ V \ to \ 40 \ V & 0 & 1.5 \\ \hline & -160 & -500 \\ \hline & 0.3 & 0.4 \\ \hline &$	$\begin{tabular}{ c c c c c c } \hline TEST CONDITIONS & \hline MIN & TYPT & MAX & MIN \\ \hline V_{CC} = 3.6 V to 40 V & 0 & 1.5 & 0 \\ \hline V_{CC} = 3.6 V to 40 V & 0 & -160 & -500 \\ \hline Positive & -160 & -500 & \\ \hline Positive & 1.5 & 2.3 & 1.5 \\ \hline Negative & 1.5 & 2.3 & 0.4 & \\ \hline Negative & 0 & 30.4 & \\ \hline V_{I}(FB) = 1.2 V, \ COMP = 1 V & 100 & 600 & 100 \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	TEST CONDITIONS MIN TYP1 MAX MIN TYP1 MAX $V_{CC} = 3.6 V to 40 V$ 0 1.5 0 1.5 $V_{CC} = 3.6 V to 40 V$ 0 1.5 0 1.5 Positive -160 -500 -160 -500 Positive 1.5 2.3 1.5 2.3 Negative 0.3 0.4 0.3 0.4 VI(FB) = 1.2 V, COMP = 1 V 100 600 100 600

[†] All typical values are at $T_A = 25^{\circ}C$.

output

PARAMETER	TEST CONDITIONS	TL50	01C, TL5	5001I	TL5001	UNIT		
	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
Output saturation voltage	I _O = 10 mA		1.5	2		1.5	2	V
Off-state current	$V_{O} = 50 \text{ V}, \qquad V_{CC} = 0$			10			10	۵
	V _O = 50 V			10			10	μΑ
Short-circuit output current	VO = 6 V		40			40		mA

[†] All typical values are at $T_A = 25^{\circ}C$.

total device

PARAMETER		TEST CONDITIONS	TL50	01C, TL5	5001I	TL5001	UNIT		
		TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT
Standby supply current	Off state			1	1.5		1	1.5	mA
Average supply current		R _t = 100 kΩ		1.4	2.1		1.4	2.1	mA



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, f_{osc} = 100 kHz (unless otherwise noted)

reference

PARAMETER	TEST	CONDITIONS		L5001Q [L5001M			_5001AQ L5001AN	·	UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
Output voltage	$T_A = 25^{\circ}C$	COMP connected to FB	0.95	1.00	1.05	0.97	1.00	1.03	V
Output voltage	$T_A = MIN$ to MAX	0.93	0.98	1.07	0.94	0.98	1.06	v	
Input regulation	$T_A = MIN$ to MAX	V_{CC} = 3.6 V to 40 V		2	12.5		2	12.5	mV
Output voltage change with temper- ature	$T_A = MIN$ to MAX		*–6	2	*6	*-6	2	*6	%

[†] All typical values are at $T_A = 25^{\circ}C$.

*Not production tested.

undervoltage lockout

PARAMETER	TEST CONDITIONS		L5001Q, L5001M		TL5001AQ, TL5001AM			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
Upper threshold voltage	T _A = MIN, 25°C		3.00			3.00		v
opper intestion voltage	T _A = MAX		2.55			2.55		v
Lower threshold voltage	$T_A = MIN, 25^{\circ}C$		2.8			2.8		v
Lower threshold voltage	$T_A = MAX$		2.0			2.0		v
Hysteresis	$T_A = MIN \text{ to } MAX$	100	200		100	200		mV
Reset threshold voltage	T _A = MIN, 25°C	2.10	2.55		2.10	2.55		v
	T _A = MAX	0.35	0.63		0.35	0.63		

[†] All typical values are at $T_A = 25^{\circ}C$.

short-circuit protection

PARAMETER	TEST CO	NDITIONS		L5001Q L5001M	·	T T	UNIT		
			MIN	түр†	MAX	MIN	түр†	MAX	
SCP threshold voltage	T _A = MIN, 25°C		0.95	1.00	1.05	0.97	1.00	1.03	v
SCF threshold voltage	$T_A = MAX$		0.93	0.98	1.07	0.94	0.98	1.06	v
SCP voltage, latched	$T_A = MIN$ to MAX	No pullup	140	185	230	140	185	230	mV
SCP voltage, UVLO standby	$T_A = MIN$ to MAX	No pullup		60	120		60	120	mV
Equivalent timing resistance	$T_A = MIN$ to MAX			185			185		kΩ
SCP comparator 1 threshold voltage	$T_A = MIN \text{ to } MAX$	$T_A = MIN$ to MAX					1.5		V



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$, $f_{osc} = 100 \text{ kHz}$ (unless otherwise noted) (continued)

oscillator

PARAMETER	TEST C	ONDITIONS		「L5001Q TL5001M	,	T T	UNIT		
			MIN	түр†	MAX	MIN	түр†	MAX	
Frequency	$T_A = MIN \text{ to } MAX$	R _t = 100 kΩ		100			100		kHz
Standard deviation of frequency	$T_A = MIN \text{ to } MAX$			2			2		kHz
Frequency change with voltage	$T_A = MIN \text{ to } MAX$	V _{CC} = 3.6 V to 40 V		1			1		kHz
Frequency change with		Q suffix	*-6	3	*6	*-6	3	*6	kHz
temperature	$T_A = MIN \text{ to MAX}$	M suffix	*-9	5	*9	*-9	5	*9	КПИ
Voltage at RT	$T_A = MIN$ to MAX			1			1		V

[†] All typical values are at $T_A = 25^{\circ}C$.

*Not production tested.

dead-time control

PARAMETER	TEST	ONDITIONS				TL5001/	001AM	UNIT	
PARAMETER	TEST CO	JNDITIONS	MIN	TYPŤ	MAX	MIN	TYP†	MAX	UNIT
Output (source) current	$T_A = MIN \text{ to } MAX$	V _(DT) = 1.5 V	$0.9 \times I_{RT}^{\ddagger}$		$1.1 \times I_{RT}$	$0.9 \times I_{RT}^{\ddagger}$		$1.1 imes I_{RT}$	μΑ
	$T_{\rm A} = 25\%$	Duty cycle = 0%	0.5	0.7		0.5	0.7		
Input threshold	T _A = 25°C	Duty cycle = 100%		1.3	1.5		1.3	1.5	V
voltage	5		0.4	0.7		0.4	0.7		v
	$T_A = MIN \text{ to } MAX$	Duty cycle = 100%		1.3	1.7		1.3	1.7	

[†] All typical values are at $T_A = 25^{\circ}C$. [‡] Output source current at RT

error amplifier

PARAMETE	R	TES	T CONDITIONS			L5001Q, L5001M		TI T	UNIT		
					MIN	TYP [†]	MAX	MIN	түр†	MAX	
Input bias current		$T_A = MIN$ to MAX				-160	-500		-160	-500	nA
Output voltage	Positive	$T_A = MIN$ to MAX			1.5	2.3		1.5	2.3		V
swing	Negative					0.3	0.4		0.3	0.4	V
Open-loop voltage amplification		$T_A = MIN$ to MAX				80			80		dB
Unity-gain bandwidth		$T_A = MIN$ to MAX				1.5			1.5		MHz
Output (sink) current		$T_A = MIN$ to MAX	V _{I(FB)} = 1.2 V,	COMP = 1 V	100	600		100	600		μA
	t	$T_A = MIN, 25^{\circ}C$		COMP = 1 V	-45	-70		-45	-70		
Dutput (source) current		$T_A = MAX$	$V_{I(FB)} = 0.8 V,$		-30	-45		-30	-45		μA



SLVS084F - APRIL 1994 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$, $f_{osc} = 100 \text{ kHz}$ (unless otherwise noted) (continued)

output

PARAMETER	TEST	CONDITIONS		L5001Q, FL5001M			_5001AC L5001AN	,	UNIT
			MIN	TYP [†]	MAX	MIN	түр†	MAX	
Output saturation voltage	$T_A = MIN$ to MAX	I _O = 10 mA		1.5	2		1.5	2	V
Off-state current	$T_A = MIN$ to MAX	$V_{O} = 50 V$, $V_{CC} = 0$			10			10	
Oll-state current	$I_A = WIN to WAX$	V _O = 50 V			10			10	μA
Short-circuit output current	$T_A = MIN$ to MAX	VO = 6 V		40			40		mA


[†] All typical values are at $T_A = 25^{\circ}C$.

total device

PARAMETER		TEST CONDITIONS		TL5001Q, TL5001M			TL5001AQ, TL5001AM			
			MIN	TYP†	MAX	MIN	TYP†	MAX		
Standby supply current	Off state	$T_A = MIN$ to MAX		1	1.5		1	1.5	mA	
Average supply current		$T_A = MIN \text{ to MAX}$ $R_t = 100 \text{ k}\Omega$		1.4	2.1		1.4	2.1	mA	



SLVS084F - APRIL 1994 - REVISED JANUARY 2002




NOTE A: The waveforms show timing characteristics for an intermittent short circuit and a longer short circuit that is sufficient to activate SCP.

Figure 4. PWM Timing Diagram




SLVS084F - APRIL 1994 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS





SLVS084F - APRIL 1994 - REVISED JANUARY 2002




TYPICAL CHARACTERISTICS

Figure 11

Figure 12



SLVS084F - APRIL 1994 - REVISED JANUARY 2002



TYPICAL CHARACTERISTICS





Figure 15

Figure 16




SLVS084F - APRIL 1994 - REVISED JANUARY 2002



TYPICAL CHARACTERISTICS



SLVS084F - APRIL 1994 - REVISED JANUARY 2002








SLVS084F - APRIL 1994 - REVISED JANUARY 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**)



4040047/D 10/96

NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

E. Falls within JEDEC MS-012




SLVS084F - APRIL 1994 - REVISED JANUARY 2002

MECHANICAL DATA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINALS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold-plated.
- E. Falls within JEDEC MS-004





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9958301QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9958301QPA TL5001M	Samples
5962-9958302Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9958302Q2A TL5001 AMFKB	Samples
5962-9958302QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9958302QPA TL5001AM	Samples
TL5001ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	5001AC	Samples
TL5001ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	5001AC	Samples
TL5001ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	5001AC	Samples
TL5001ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-20 to 85	5001AC	Samples
TL5001AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	5001AI	Samples
TL5001AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	5001AI	Samples
TL5001AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	5001AI	Samples
TL5001AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	5001AI	Samples
TL5001AIP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL5001AIP	Samples
TL5001AIPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL5001AIP	Samples
TL5001AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9958302Q2A TL5001 AMFKB	Samples
TL5001AMJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9958302QPA TL5001AM	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL5001AQD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5001AQ	Samples
TL5001AQDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		5001AQ	Samples
TL5001AQDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5001AQ	Samples
TL5001AQDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		5001AQ	Samples
TL5001CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	5001C	Samples
TL5001CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	5001C	Samples
TL5001CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	5001C	Samples
TL5001CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	5001C	Samples
TL5001CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-25 to 85	TL5001CP	Samples
TL5001CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-25 to 85	TL5001CP	Samples
TL5001CPS	ACTIVE	SO	PS	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		T5001	Samples
TL5001CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	T5001	Samples
TL5001CPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	T5001	Samples
TL5001ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	50011	Samples
TL5001IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	50011	Samples
TL5001IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	50011	Samples
TL5001IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	50011	Samples
TL5001IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL5001IP	Samples



17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL5001IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	TL5001IP	Samples
TL5001IPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		Z5001	Samples
TL5001MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	TL5001MJG	Samples
TL5001MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9958301QPA TL5001M	Samples
TL5001QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5001Q	Samples
TL5001QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		5001Q	Samples
TL5001QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	5001Q	Samples
TL5001QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		5001Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL5001, TL5001A, TL5001AM, TL5001M :

• Catalog: TL5001A, TL5001

- Automotive: TL5001A-Q1, TL5001A-Q1
- Military: TL5001M, TL5001AM

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL5001ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001AQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001AQDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL5001IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001IPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL5001QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL5001QDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

13-Feb-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL5001ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TL5001AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TL5001AQDR	SOIC	D	8	2500	367.0	367.0	38.0
TL5001AQDRG4	SOIC	D	8	2500	367.0	367.0	38.0
TL5001CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL5001CPSR	SO	PS	8	2000	367.0	367.0	38.0
TL5001IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL5001IPSR	SO	PS	8	2000	367.0	367.0	38.0
TL5001QDR	SOIC	D	8	2500	367.0	367.0	38.0
TL5001QDRG4	SOIC	D	8	2500	367.0	367.0	38.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/stdterms.htm), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated