

FAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH SHUTDOWN


FEATURES

- CMOS Rail-To-Rail Output
- V_{ICR} Includes Positive Rail
- Wide Bandwidth . . . 11 MHz
- Slew Rate . . . 10 V/µs
- Supply Current . . . 800 μA/Channel
- Input Noise Voltage . . . 27 nV/√Hz
- Ultralow Power-Down Mode:
 I_{DD(SHDN}) = 4 μA/Channel
- Supply Voltage Range . . . 2.7 V to 5.5 V
- Specified Temperature Range: -40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging:
 5 or 6 Pin SOT-23 (TLV2620/1)
 8 or 10 Pin MSOP (TLV2622/3)
- Universal Opamp EVM (See SLOU060 for More Information)

Operational Amplifier



DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE



DESCRIPTION

The TLV262x single supply operational amplifiers provide rail-to-rail output with an input range that includes the positive rail. The TLV262x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range (-40°C to 125°C) while adding the rail-to-rail output swing feature. The TLV262x also provides 11-MHz bandwidth from only 800 µA of supply current. The maximum recommended supply voltage is 5.5 V, which, when coupled with a 2.7-V minimum, allows the devices to be operated from lithium ion cells. The combination of wide bandwidth, low noise, and low distortion makes it ideal for high speed and high resolution data converter applications. The positive input range allows it to directly interface to positive rail referred systems. All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

The 2.7-V operation makes it compatible with Li-lon powered systems and the operating supply voltage range of many micro-power micro-controllers available today including Tl's MSP430.

AMPLIFIER SELECTION TABLE

DEVICE	V _{DD} [V]	I _{DD} /ch [μΑ]	V _{ιο} [μV]	I _{IB} [pA]	V _{ICR} [V]	GBW [MHz]	SLEW RATE [V/µs]	V _{n,} 1 kHz [nV/√ Hz]	I _O [mA]	SHUT- DOWN
TLV262x	2.7-5.5	750	250	1	1 V to V _{DD} + 0.2	11	10	27	28	Υ
TLV263x	2.7-5.5	750	250	1	GND to V _{DD} - 0.8	10	9	27	28	Υ
TLV278x	1.8-3.6	650	250	2.5	-0.2 to V _{DD} + 0.2	8	5	9	10	Υ
TLC07x	4.5 - 16	1900	60	1.5	0.5 to V _{DD} - 0.8	10	19	7	55	Υ
TLC08x	4.5 - 16	1900	60	3	GND to V _{DD} - 1	10	19	8.5	55	Y



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

TLV2620 AND TLV2621 AVAILABLE OPTIONS(1)

		PACKAGED DEVICES							
T _A	V _{IO} max AT 25°C	SMALL OUTLINE	SOT-23	DI ACTIC DID (D)					
	20 0	(D) ⁽²⁾	(DBV) ⁽³⁾	SYMBOL	PLASTIC DIP (P)				
-40°C to 125°C	3500 μV	TLV2620ID TLV2621ID	TLV2620IDBV TLV2621IDBV	VBAI VBBI	TLV2620IP TLV2621IP				

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2620IDR).
- (3) The SOT23 package devices are only available taped and reeled. The R Suffix denotes quantities (3,000 pieces per reel). For smaller quantities (250 pieces per mini-reel), add a T suffix to the part number (e.g. TLV2620IDBVT).

TLV2622 AND TLV2623 AVAILABLE OPTIONS(1)

				PACK	AGED DEVICES			
T _A	V _{IO} max AT	SMALL		PLASTIC	PLASTIC			
	25°C	OUTLINE ⁽²⁾ (D)	(DGK) ⁽²⁾	SYMBOL	(DGS) ⁽²⁾	SYMBOL	DIP (N)	DIP (P)
-40°C to 125°C	3500 μV	TLV2622ID TLV2623ID	TLV2622IDGK —	xxTIAKM —	— TLV2623IDGS	 xxTIALC	 TLV2623IN	TLV2622IP —

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2622IDR).

TLV2624 AND TLV2625 AVAILABLE OPTIONS(1)


	V may	PACKAGED DEVICES					
T _A	V _{IO} max AT 25°C	SMALL OUTLINE (D) ⁽²⁾	PLASTIC DIP (N)	TSSOP (PW)			
-40°C to 125°C	3500 μV	TLV2624ID TLV2625ID	TLV2624IN TLV2625IN	TLV2624IPW TLV2625IPW			

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2624IDR).

3/4SHDN Pin (9) controls amplifiers 3 and 4.




TLV262X PACKAGE PINOUTS(1)



(1) SOT-23 may or may not be indicated.

TYPICAL PIN 1 INDICATORS



NOTE:

If there is not a Pin 1 indicator, turn device to enable reading the symbol from left to right. Pin 1 is at the lower left corner of the device.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

V_{DD}	Supply voltage (2)	6 V
V_{ID}	Differential input voltage	$\pm V_{DD}$
VI	Input voltage range (2)	+1 to V _{DD} + 0.2 V
I	Input current (any input)	± 10 mA
Io	Output current	±40 mA
	Continuous total power dissipation	See Dissipation Rating Table
T _A	Operating free-air temperature range: I-suffix	-40°C to 125°C
T_{J}	Maximum junction temperature	150°C
T _{stg}	Storage temperature range	-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	θJC (°C/W)	θ _{JA} (°C/W)	T _A ≤ 25°C POWER RATING	T _A = 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
D (16)	25.7	114.7	1090 mW	218 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DBV (6)	55	294.3	425 mW	85 mW
DGK (8)	54.2	259.9	481 mW	96.1 mW
DGS (10)	54.1	259.7	485 mW	97 mW
N (14, 16)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW
PW (16)	28.7	161.4	774 mW	154.9 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V	Supply voltage	Single supply	2.7	5.5	V	
V _{DD}	Supply voltage	±1.35	±2.75	V		
V_{ICR}	Common-mode input voltage range		1	V _{DD} +0.2	V	
T_A	Operating free-air temperature	I-suffix	-40	125	°C	
	Chutdown on/off voltage level(1)	V _{IL}		0.4	\/	
	Shutdown on/off voltage level ⁽¹⁾	V _{IH}	2		٧	

(1) Relative to GND.



ELECTRICAL CHARACTERISTICS

at specified free-air temperature, $V_{\rm DD}$ = 2.7 V, 5 V (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT	
DC PER	FORMANCE								
V	Input offset valtage			25°C		250	3500	\/	
V_{IO}	Input offset voltage	$V_{IC} = V_{DD}/2$, $V_O = V_{DD}$	/2,	Full range			4500	μV	
α_{VIO}	Temperature coefficient of input offset voltage	$R_S = 50 \Omega$		25°C		3		μV/°C	
				25°C	77	98			
		$V_{IC} = 1$ to V_{DD} ,	$V_{DD} = 2.7 \text{ V}$	Full range	63				
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$., _,,	25°C	78	99		dB	
			$V_{DD} = 5 V$	Full range	75				
		$V_{DD} = 2.7 \text{ V}, R_L = 2 \text{ kg}$	Ω,	25°C	90	100			
	Large-signal differential voltage	$V_{O(PP)} = 1.7 V$	Full range	82					
A_{VD}	amplification	$V_{DD} = 5 \text{ V}, R_{L} = 2 \text{ k}\Omega,$		25°C	95	100		dB	
		$V_{O(PP)} = 4 V$		Full range	90				
NPUT C	CHARACTERISTICS	ı		,					
I	Input offset current			25°C		2	50		
I _{IO}	Input offset current	$V_{IC} = V_{DD}/2, V_O = V_{DD}$	/2,	Full Range			100	n 1	
1	Innut high current	$R_S = 50\Omega$		25°C		2	50	pA	
IB	Input bias current			Full Range			200		
r _{i(d)}	Differential input resistance			25°C		100		GΩ	
C _{i(c)}	Common-mode input capacitance	f = 1 kHz		25°C		8		pF	
OUTPUT	CHARACTERISTICS	1					ļ.		
			V 0.7.V	25°C	2.6	2.67			
		$V_{IC} = V_{DD}/2,$	$V_{DD} = 2.7 \text{ V}$	Full range	2.55				
		$I_{OH} = -1 \text{ mA}$	V 5 V	25°C	4.95	4.98		V	
V.	High level output voltage		$V_{DD} = 5 V$	Full range	4.9				
V _{OH}	High-level output voltage		V _{DD} = 2.7 V	25°C	2.3	2.43			
		$V_{IC} = V_{DD}/2$,	v _{DD} = 2.7 v	Full range	2.2				
		$I_{OH} = -10 \text{ mA}$	V _{DD} = 5 V	25°C	4.7	4.8			
			V _{DD} = 3 V	Full range	4.6				
			V _{DD} = 2.7 V	25°C		0.03	0.1		
		$V_{IC} = V_{DD}/2,$	VDD = 2.7 V	Full range			0.15		
		I _{OL} = 1 mA	V _{DD} = 5 V	25°C		0.025	0.05		
V _{OL}	Low-level output voltage		VDD = 3 V	Full range			0.1	V	
V OL	Low level output voltage		V _{DD} = 2.7 V	25°C		0.26	0.4	V	
		$V_{IC} = V_{DD}/2$,	VDD - 2.7 V	Full range			0.45		
		$I_{OL} = 10 \text{ mA}$	V _{DD} = 5 V	25°C		0.2	0.25		
			VDD = 3 V	Full range			0.35	İ	
		$V_{DD} = 2.7 V,$	Sourcing			14			
l _O Outp	Output current	$V_0 = 0.5 \text{ V from rail}$	Sinking	25°C		19		mA	
	Output current	$V_{DD} = 5 V$,	Sourcing	25 C		28			
		$V_{OD} = 3 \text{ V},$ $V_{O} = 0.5 \text{ V from rail}$	Sinking			28			
-		Sourcing	V _{DD} = 2.7 V			50			
ı	Short circuit output ourrant	Sourcing	V _{DD} = 5 V	25∘€		95		mΔ	
los	Short-circuit output current	Cipking	25°C		50		mA		
		Sinking			95				

⁽¹⁾ Full range is -40 $^{\circ}$ C to 125 $^{\circ}$ C for the I-suffix.



ELECTRICAL CHARACTERISTICS (continued)

at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
POWER S	SUPPLY							
	Complete company (non-phase and)	V V /0	CLIDNI V	25°C		800	1000	
I _{DD}	Supply current (per channel)	$V_O = V_{DD}/2,$	$\overline{SHDN} = V_{DD}$	Full range			1300	μΑ
		$V_{DD} = 2.7 \text{ V to } 3.3 \text{ V},$		25°C	80	98		
PSRR	Supply voltage rejection ratio	$V_{IC} = V_{DD}/2$	No load	Full range	75			٩D
PSKK	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 2.7 \text{ V to 5 V},$	INO IOAG	25°C	75	90		dB
		$V_{IC} = V_{DD}/2$		Full range	70			
DYNAMIC	PERFORMANCE							
UGBW	Unity gain bandwidth	$R_L = 2 \text{ k}\Omega$, $C_L = 10 \text{ pF}$		25°C		11		MHz
			$V_{DD} = 2.7 \text{ V},$	25°C	3.5	4.5		V/µs
CD.	Desitive alow rate at unity gain	D 240 C 50 pF	$V_{O(PP)} = 1.7 \text{ V}$	Full range	2.7			
SR+	Positive slew rate at unity gain	$R_L = 2 k\Omega, C_L = 50 pF$	V _{DD} = 5 V,	25°C	5.4	7		
			$V_{O(PP)} = 3.5 \text{ V}$	Full range	3.4			
			V _{DD} = 2.7 V,	25°C	2.7	5		
CD	No active plantage at their active	D 01:0 0 50 = 5	$V_{O(PP)} = 1.7 \text{ V}$	Full range	2.3			1//
SR- I	Negative slew rate at unity gain	$R_L = 2 \text{ K} \Omega, C_L = 50 \text{ pr}$	$V_{DD} = 5 V$,	25°C	4.5	6		V/µs
			$V_{O(PP)} = 3.5 \text{ V}$	Full range	3.2			
ϕ_{m}	Phase margin	D 240 C 10 pF		25°C		63°		
	Gain margin	$R_L = 2 k\Omega$, $C_L = 10 pF$		25°C		8		dB
NOISE/DI	STORTION PERFORMANCE							
			A _V = 1		0	.002%		
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = V_{DD}/2$, $R_L = 2 k\Omega$, $f = 10 kHz$	A _V = 10		0	.019%		
		$A_V = 100$		25°C	0	.095%		
V	Equivalent input poice voltage	f = 1 kHz		25 C		53		nV/√ Hz
V_n	Equivalent input noise voltage	f = 10 kHz				27		IIV/∀⊓Z
In	Equivalent input noise current	f = 1 kHz				0.9		fA/√ Hz
SHUTDO	WN CHARACTERISTICS							
	Supply current, per channel in			25°C		4	11	
I _{DD(SHDN)}	shutdown mode (TLV2620, TLV2623, TLV2625)	<u>SHDN</u> = 0.4 V		Full range			13	μΑ
+	Amplifier turnon time ⁽²⁾	$R_L = 2 k\Omega$	V _{DD} = 2.7 V			4.5		116
t _(on)	Ampliner turnori time (=/	IV = 2 K22	V _{DD} = 5 V	25°C		1.5	μs	
t _(off)	Amplifier turnoff time ⁽²⁾	$R_L = 2 k\Omega$				200		ns

⁽²⁾ Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
V _{OH}	High-level output voltage	vs High-level output current	4, 6
V _{OL}	Low-level output voltage	vs Low-level output current	5, 7
I _{DD}	Supply current	vs Supply voltage	8
I _{DD}	Supply current	vs Free-air temperature	9
PSRR	Power supply rejection ratio	vs Frequency	10
A _{VD}	Differential voltage amplification & phase	vs Frequency	11
	Gain-bandwidth product	vs Free-air temperature	12
CD	Claurata	vs Supply voltage	13
SR	Slew rate	vs Free-air temperature	14, 15
φ _m	Phase margin	vs Load capacitance	16
V _n	Equivalent input noise voltage	vs Frequency	17
	Voltage-follower large-signal pulse response		18
	Voltage-follower small-signal pulse response		19
	Crosstalk	vs Frequency	20
I _{DD(SHDN)}	Shutdown supply current	vs Free-air temperature	21
I _{DD(SHDN)}	Shutdown supply current	vs Supply voltage	22
I _{DD(SHDN)}	Shutdown supply current/output voltage	vs Time	23

INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




Figure 1.

INPUT OFFSET VOLTAGE vs COMMON-MODE INPUT VOLTAGE




Figure 2.

COMMON-MODE REJECTION RATIO vs FREQUENCY






Figure 3.

HIGH-LEVEL OUTPUT VOLTAGE











Figure 5.



HIGH-LEVEL OUTPUT VOLTAGE

Figure 6.






Figure 7.

SUPPLY CURRENT VS SUPPLY VOLTAGE




Figure 8.

SUPPLY CURRENT vs FREE-AIR TEMPERATURE




Figure 9.

POWER SUPPLY REJECTION RATIO vs FREQUENCY




Figure 10.

DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE VS FREQUENCY




Figure 11.

GAIN-BANDWIDTH PRODUCT vs FREE-AIR TEMPERATURE






Figure 12.












Figure 13.

Figure 14.

Figure 15.





EQUIVALENT INPUT NOISE

Figure 16.

Figure 17.

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE




Figure 18.

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE






Figure 19.










Figure 20. Figure 21.


 T_A – Free-Air Temperature – $^{\circ}C$

Figure 22.

V_{DD} - Supply Voltage - V

6

0







24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2620IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBAI	Sample
TLV2620IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBAI	Samples
TLV2620IDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBAI	Samples
TLV2620IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26201	Samples
TLV2621IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBBI	Samples
TLV2621IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBBI	Samples
TLV2621IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBBI	Samples
TLV2621IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26211	Samples
TLV2622ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26221	Samples
TLV2622IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26221	Samples
TLV2622IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKM	Samples
TLV2622IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKM	Samples
TLV2622IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKM	Samples
TLV2622IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26221	Samples
TLV2623IDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALC	Samples
TLV2623IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALC	Samples
TLV2624ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Samples



PACKAGE OPTION ADDENDUM

24-Sep-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2624IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Samples
TLV2624IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Samples
TLV2624IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Sample
TLV2624IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Samples
TLV2624IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	26241	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Sep-2015


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2620IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2620IDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2620IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2621IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2621IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2621IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2622IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2622IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2623IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2624IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2624IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2620IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2620IDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TLV2620IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2621IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2621IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2621IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2622IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2622IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2623IDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2624IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2624IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.