
SLVS905 - DECEMBER 2008

- **Qualified for Automotive Applications**
- Low-Voltage Operation: V_{REF} = 1.24 V
- Adjustable Output Voltage, V_O = V_{REF} to 6 V
- Reference Voltage Tolerances at 25°C
 - 0.5% for TLV431B – 1% for TLV431A
- Typical Temperature Drift: 11 mV



NC - No internal connection


- * For TLV431A: NC No internal connection
- * For TLV431B: Pin 2 is attached to Substrate and must

be connected to ANODE or left open.

Multiple Pinouts for SOT-23-3 and SOT-89 Packages

Additional SOT-89 Package

0.25-Ω Typical Output Impedance See TLVH431 and TLVH432 for



Low Operational Cathode Current :80 µA Typ

Wider V_{KA} (1.24 V to 18 V) and I_K (80 mA)

description/ordering information

The TLV431 is a low-voltage 3-terminal adjustable voltage reference with specified thermal stability over applicable industrial and commercial temperature ranges. Output voltage can be set to any value between VRFF (1.24 V) and 6 V with two external resistors (see Figure 2). These devices operate from a lower voltage (1.24 V) than the widely used TL431 and TL1431 shunt-regulator references.

When used with an optocoupler, the TLV431 is an ideal voltage reference in isolated feedback circuits for 3-V to 3.3-V switching-mode power supplies. These devices have a typical output impedance of 0.25 Ω . Active output circuitry provides a very sharp turn-on characteristic, making them excellent replacements for low-voltage Zener diodes in many applications, including on-board regulation and adjustable power supplies.

ORDERING INFORMATION

Тј	25°C V _{REF} TOLERANCE	PACKA	GE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	0.5%	SOT-23-5 (DBV)	Reel of 3000	TLV431BQDBVRQ1	VOMQ
		SOT-23-3 (DBZ)	Reel of 3000	TLV431BQDBZRQ1	VOQQ
	1%	SOT-23-5 (DBV)	Reel of 3000	TLV431AQDBVRQ1	VONQ

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2008, Texas Instruments Incorporated

SLVS905 - DECEMBER 2008

logic block diagram



equivalent schematic





SLVS905 - DECEMBER 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Cathode voltage, V _{KA} (see Note 1)	
Continuous cathode current range, IK	
Reference current range, Iref	–0.05 mA to 3 mA
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DBV package	206°C/W
DBZ package	206°C/W
Operating virtual junction temperature	150°C
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to the anode terminal, unless otherwise noted.

- 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
VKA	Cathode voltage	V_{REF}	6	V
١ĸ	Cathode current	0.1	15	mA
TA	Operating free-air temperature range	-40	125	°C



SLVS905 – DECEMBER 2008

TLV431A electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	PARAMETER			Т			
			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VKA = VREF,	$T_A = 25^{\circ}C$	1.228	1.24	1.252	V
VREF	Reference voltage	I _K = 10 mA	$T_A = $ full range [†] (see Figure 1)	1.209		1.271	V
V _{REF(dev)}	V _{REF} deviation over full temperature range ^{†‡}	V _{KA} = V _{REF} , I _K		11	31	mV	
$\frac{\Delta V_{RE}}{\Delta V_{KA}}F$	Ratio of V _{REF} change in cathode voltage change	V _{KA} = V _{REF} to		-1.5	-2.7	mV/V	
I _{ref}	Reference terminal current	I _K = 10 mA, R1 :		0.15	0.5	μΑ	
I _{ref(dev)}	I _{ref} deviation over full temperature range†	I _K = 10 mA, R1 :		0.15	0.5	μA	
I _{K(min)}	Minimum cathode current for regulation	V _{KA} = V _{REF} (se		55	100	μΑ	
IK(off)	Off-state cathode current	$V_{REF} = 0, V_{KA}$		0.001	0.1	μA	
z _{KA}	Dynamic impedance§	$V_{KA} = V_{REF}$, f \leq I _K = 0.1 mA to 1	i 1 kHz, 5 mA (see Figure 1)		0.25	0.4	Ω

[†] Full temperature range is -40° C to 125° C.

[‡] The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, αV_{REF}, is defined as:

$$|\alpha V_{\mathsf{REF}}| \left(\frac{\mathsf{ppm}}{^{\circ}\mathsf{C}}\right) = \frac{\left(\frac{\mathsf{V}_{\mathsf{REF}}(\mathsf{dev})}{\mathsf{V}_{\mathsf{REF}}(\mathsf{T}_{\mathsf{A}}=25^{\circ}\mathsf{C})}\right) \times 10^{6}}{\Delta \mathsf{T}_{\mathsf{A}}}$$

where ΔT_A is the rated operating free-air temperature range of the device.

 α_{VREF} can be positive or negative, depending on whether minimum V_{REF} or maximum V_{REF}, respectively, occurs at the lower temperature.

§ The dynamic impedance is defined as

$$|z_{ka}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$

When the device is operating with two external resistors (see Figure 2), the total dynamic impedance of the circuit is defined as:

$$|z_{ka}|' = \frac{\Delta V}{\Delta I} \approx |z_{ka}| \times \left(1 + \frac{R1}{R2}\right)$$



SLVS905 - DECEMBER 2008

TLV431B electrical characteristics at 25°C free-air temperature (unless otherwise noted)

			Т				
PARAMETER			MIN TYP		MAX	UNIT	
		VKA = VREF,	$T_A = 25^{\circ}C$	1.234	1.24	1.246	
VREF	Reference voltage	I _K = 10 mA	$T_A = $ full range [†] (see Figure 1)	1.221		1.265	V
VREF(dev)	V _{REF} deviation over full temperature range ^{†‡}	V _{KA} = V _{REF} , I _K		11	31	mV	
$\frac{\Delta V_{RE}}{\Delta V_{KA}}F$	Ratio of V _{REF} change in cathode voltage change	V _{KA} = V _{REF} to		-1.5	-2.7	mV/V	
I _{ref}	Reference terminal current	I _K = 10 mA, R1 :		0.1	0.5	μΑ	
I _{ref(dev)}	I _{ref} deviation over full temperature range ^{†‡}	I _K = 10 mA, R1 :		0.15	0.5	μΑ	
I _{K(min)}	Minimum cathode current for regulation	V _{KA} = V _{REF} (se		55	100	μΑ	
IK(off)	Off-state cathode current	$V_{REF} = 0, V_{KA}$		0.001	0.1	μA	
zKA	Dynamic impedance§	V _{KA} = V _{REF} , f ≤ (see Figure 1)		0.25	0.4	Ω	

[†] Full temperature range is -40°C to 125°C.

[‡]The deviation parameters V_{REF(dev)} and I_{ref(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. The average full-range temperature coefficient of the reference input voltage, aVREF, is defined as: 1

$$\alpha V_{\mathsf{REF}} \Big| \Big(\frac{\mathsf{ppm}}{^{\circ}\mathsf{C}} \Big) = \frac{\left(\frac{\mathsf{V}_{\mathsf{REF}}(\mathsf{dev})}{\mathsf{V}_{\mathsf{REF}}(\mathsf{T}_{\mathsf{A}} = 25^{\circ}\mathsf{C})} \right) \times 10^{6}}{\Delta \mathsf{T}_{\mathsf{A}}}$$

where $\Delta T_{\mbox{A}}$ is the rated operating free-air temperature range of the device.

average version of the second lower temperature. efined as

$$|z_{ka}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$$


When the device is operating with two external resistors (see Figure 2), the total dynamic impedance of the circuit is defined as:

$$\left|z_{ka}\right|' = \frac{\Delta V}{\Delta I} \approx \left|z_{ka}\right| \times \left(1 + \frac{R1}{R2}\right)$$



SLVS905 - DECEMBER 2008

PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Circuit for $V_{KA} = V_{REF}$, $V_O = V_{KA} = V_{REF}$

Figure 2. Test Circuit for V_{KA} > V_{REF}, V_O = V_{KA} = V_{REF} × (1 + R1/R2) + I_{ref} × R1





Figure 3. Test Circuit for IK(off)




SLVS905 - DECEMBER 2008



PARAMETER MEASUREMENT INFORMATION[†]




SLVS905 - DECEMBER 2008



PARAMETER MEASUREMENT INFORMATION[†]



SLVS905 - DECEMBER 2008





PARAMETER MEASUREMENT INFORMATION[†]



SLVS905 - DECEMBER 2008














SLVS905 - DECEMBER 2008



PARAMETER MEASUREMENT INFORMATION


TEST CIRCUIT FOR 0.1-Hz TO 10-Hz EQUIVALENT NOISE VOLTAGE

Figure 12



SLVS905 - DECEMBER 2008





GND ÷



10M

1M

Ш

Π

10k

100k


f - Frequency - Hz


0.01 1k



TEST CIRCUIT FOR REFERENCE IMPEDANCE


SLVS905 - DECEMBER 2008








PARAMETER MEASUREMENT INFORMATION










SLVS905 - DECEMBER 2008



PARAMETER MEASUREMENT INFORMATION[†]

[‡] The areas under the curves represent conditions that may cause the device to oscillate. For V_{KA} = 2-V and 3-V curves, R2 and V_{bat} were adjusted to establish the initial V_{KA} and I_{K} conditions with C_{L} = 0. V_{bat} and C_{L} then were adjusted to determine the ranges of stability.

Figure 17



SLVS905 - DECEMBER 2008




Figure 18. Flyback With Isolation Using TLV431, TLV431A, or TLV431B as Voltage Reference and Error Amplifier

Figure 18 shows the TLV431, TLV431A, or TLV431B used in a 3.3-V isolated flyback supply. Output voltage V_O can be as low as reference voltage V_{REF} (1.24 V ± 1%). The output of the regulator, plus the forward voltage drop of the optocoupler LED (1.24 + 1.4 = 2.64 V), determine the minimum voltage that can be regulated in an isolated supply configuration. Regulated voltage as low as 2.7 Vdc is possible in the topology shown in Figure 18.





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TLV431AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VONQ	Samples
TLV431BQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VOMQ	Samples
TLV431BQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VOQQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Apr-2013

OTHER QUALIFIED VERSIONS OF TLV431A-Q1, TLV431B-Q1 :

• Catalog: TLV431A, TLV431B

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV431AQDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV431BQDBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.95	1.22	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Apr-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV431AQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TLV431BQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TLV431BQDBZRQ1	SOT-23	DBZ	3	3000	203.0	203.0	35.0

DBZ 3

GENERIC PACKAGE VIEW

SOT-23 - 1.12 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4203227/C

DBZ0003A



PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.
Reference JEDEC registration TO-236, except minimum foot length.



DBZ0003A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBZ0003A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated