TEXAS INSTRUMENTS

TPS2041B-Q1, **TPS2042B-Q1**, **TPS2051B-Q1**

SLVS782C – NOVEMBER 2007 – REVISED SEPTEMBER 2016

TPS20xxB-Q1 Current-Limited Power-Distribution Switches

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification level 2
  - Device CDM ESD Classification Level C6
  - Device MM ESD Classification Level M0
- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit: 0.75 A (Minimum), 1.25 A (Maximum)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report ($\overline{OC}$)
- No $\overline{OC}$ Glitch During Power Up
- Maximum Standby Supply Current: 1 μA (Single, Dual) or 2 μA (Triple, Quad)
- Bidirectional Switch
- UL Recognized Under File Number E169910

2 Applications

- Heavy Capacitive Loads
- Short-Circuit Protection

3 Description

The TPS20xxB-Q1 power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporate 70-mΩ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent ($\overline{OCx}$) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A (typical).

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2041B-Q1	SOT-23 (5)	2.80 mm × 2.90 mm
TPS2042B-Q1, TPS2051B-Q1	SOIC (8)	4.90 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic

Copyright © 2016, Texas Instruments Incorporated

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2011) to Revision C **Page**

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. 1
- Deleted *Ordering Information* table; see POA at the end of the data sheet........ 1
- Deleted General Switch Catalog image........ 1
- Added AEC-Q100 Qualified bullets 1
- Changed Type for IN pin to PWR and description to Supply input voltage........ 3
- Added *Thermal Information* table 5
- Deleted *Dissipation Ratings* section 7
- Combined Functional Block Diagrams for TPS2041B-Q1 and TPS2051B-Q1 as they are the same 10

Changes from Revision A (June 2010) to Revision B **Page**

- Changed orderable part number From: TPS2041QDBVRQ1 To: TPS2041BQDBVRQ1 1

Changes from Original (November 2007) to Revision A **Page**

- Added the TPS2041B-Q1 device information........ 1

5 Pin Configuration and Functions

TPS2041B-Q1 DBV Package
5-Pin SOT-23
Top View

Not to scale

TPS2042B-Q1 D Package
8-Pin SOIC
Top View

Not to scale

TPS2051B-Q1 D Package
8-Pin SOIC
Top View

Not to scale

Pin Functions: TPS2041B-Q1

PIN		TYPE	DESCRIPTION
NAME	NO.		
$\overline{\text{EN}}$	4	I	Enable input, logic low turns on power switch
GND	2	GND	Ground
IN	5	PWR	Supply input voltage
$\overline{\text{OC}}$	3	O	Overcurrent, open-drain output, active low
OUT	1	O	Power-switch output

Pin Functions: TPS2042B-Q1

PIN		TYPE	DESCRIPTION
NAME	NO.		
$\overline{\text{EN1}}$	3	I	Enable input, logic low turns on power switch IN-OUT1
$\overline{\text{EN2}}$	4	I	Enable input, logic low turns on power switch IN-OUT2
GND	1	GND	Ground
IN	2	PWR	Supply input voltage
$\overline{\text{OC1}}$	8	O	Overcurrent, open-drain output, active low, IN-OUT1

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

Pin Functions: TPS2042B-Q1 (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
$\overline{OC2}$	5	O	Overcurrent, open-drain output, active low, IN-OUT2
OUT1	7	O	Power-switch output, IN-OUT1
OUT2	6	O	Power-switch output, IN-OUT2

Pin Functions: TPS2051B-Q1

PIN		TYPE	DESCRIPTION
NAME	NO.		
EN	4	I	Enable input, logic high turns on power switch
GND	1	GND	Ground
IN	2, 3	PWR	Supply input voltage
$\overline{OC}$	5	O	Overcurrent open-drain output, active low
OUT	6, 7, 8	O	Power-switch output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted[1]

		MIN	MAX	UNIT
Input voltage[2]	IN	−0.3	6	V
Output voltage[2]	OUT, OUTx	−0.3	6	V
Input voltage	$\overline{ENx}$, EN	−0.3	6	V
Voltage, $V_{I(\overline{OC})}$, $V_{I(\overline{OCx})}$	$\overline{OC}$, $\overline{OCx}$	−0.3	6	V
Continuous output current		Internally limited		
Continuous total power dissipation		See *ESD Ratings*		
Operating virtual-junction temperature, T_J		−40	125	°C
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to GND.

6.2 ESD Ratings

			VALUE	UNIT
TPS2041B-Q1 in DBV Package and TPS2042B-Q1 in D package				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2500	V
		Charged-device model (CDM), per AEC Q100-011	±1500	
		Machine model (MM), per AEC Q100-003	±50	
TPS2051B-Q1 in D package				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1500	
		Machine model (MM), per AEC Q100-003	±50	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{I(IN)}$	Input voltage (IN)	2.7	5.5	V
$V_{I(\overline{ENx})}$, $V_{I(EN)}$	Input voltage ($\overline{ENx}$, EN)	0	5.5	V
$I_{O(OUT)}$, $I_{O(OUTx)}$	Continuous output current (OUT, OUTx)	0	500	mA
T_J	Operating virtual-junction temperature	−40	125	°C

6.4 Thermal Information

THERMAL METRIC[1]	TPS2041B-Q1 DBV (SOT-23) 5 PINS	TPS2042B-Q1 D (SOIC) 8 PINS	TPS2051B-Q1 D (SOIC) 8 PINS	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	224.1	117.2	124.5	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	131.2	63.3	72.7	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	55.4	57.5	64.9	°C/W
ψ_{JT} Junction-to-top characterization parameter	19.2	15.3	24.7	°C/W
ψ_{JB} Junction-to-board characterization parameter	54.3	37	64.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = 0.5 A, $V_{I(\overline{ENx})}$ = 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS[1]			MIN	TYP	MAX	UNIT
POWER SWITCH								
$r_{DS(ON)}$	Static drain-source on-state resistance, 5-V or 3.3-V operation	$V_{I(IN)}$ = 5 V or 3.3 V, I_O = 0.5 A	−40°C ≤ T_J ≤ 125°C			70	135	mΩ
	Static drain-source on-state resistance, 2.7-V operation[2]	$V_{I(IN)}$ = 2.7 V, I_O = 0.5 A	−40°C ≤ T_J ≤ 125°C			75	150	
t_r	Rise time, output[2]	$V_{I(IN)}$ = 5.5 V	C_L = 1 µF, R_L = 10 Ω	T_J = 25°C		0.6	1.5	ms
		$V_{I(IN)}$ = 2.7 V				0.4	1	
t_f	Fall time, output[2]	$V_{I(IN)}$ = 5.5 V	C_L = 1 µF, R_L = 10 Ω	T_J = 25°C	0.05		0.5	ms
		$V_{I(IN)}$ = 2.7 V			0.05		0.5	
ENABLE INPUT ($\overline{EN}$, $\overline{ENx}$)								
V_{IH}	High-level input voltage	2.7 V ≤ $V_{I(IN)}$ ≤ 5.5 V			2			V
V_{IL}	Low-level input voltage	2.7 V ≤ $V_{I(IN)}$ ≤ 5.5 V					0.8	
I_I	Input current	$V_{I(\overline{ENx})}$ = 0 V or 5.5 V			−0.5		0.5	µA
t_{on}	Turnon time[2]	C_L = 100 µF, R_L = 10 Ω					3	ms
t_{off}	Turnoff time[2]	C_L = 100 µF, R_L = 10 Ω					10	
CURRENT LIMIT								
I_{OS}	Short-circuit output current	$V_{I(IN)}$ = 5 V, OUT connected to GND, device enabled into short-circuit	T_J = 25°C		0.65	1	1.25	A
			−40°C ≤ T_J ≤ 125°C		0.6	1	1.3	
SUPPLY CURRENT (TPS2041B-Q1, TPS2051B-Q1)								
	Supply current, low-level output	No load on OUT, $V_{I(\overline{EN})}$ = 5.5 V or $V_{I(EN)}$ = 0 V	T_J = 25°C			0.5	1	µA
			−40°C ≤ T_J ≤ 125°C			0.5	5	
	Supply current, high-level output	No load on OUT, $V_{I(\overline{EN})}$ = 0 V or $V_{I(EN)}$ = 5.5 V	T_J = 25°C			43	60	µA
			−40°C ≤ T_J ≤ 125°C			43	70	
	Leakage current	OUT connected to ground, $V_{I(\overline{EN})}$ = 5.5 V or $V_{I(EN)}$ = 0 V	−40°C ≤ T_J ≤ 125°C			1		µA
	Reverse leakage current	$V_{I(OUTx)}$ = 5.5 V, IN = ground[2]	T_J = 25°C			0		µA

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be accounted for separately.
(2) Specified by design

Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)}$ = 5.5 V, I_O = 0.5 A, $V_{I(\overline{EN}x)}$ = 0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS[1]		MIN	TYP	MAX	UNIT
SUPPLY CURRENT (TPS2042B-Q1)						
Supply current, low-level output	No load on OUT, $V_{I(\overline{EN}x)}$ = 5.5 V	T_J = 25°C		0.5	1	μA
		–40°C ≤ T_J ≤ 125°C		0.5	5	
Supply current, high-level output	No load on OUT, $V_{I(\overline{EN}x)}$ = 0 V	T_J = 25°C		50	70	μA
		–40°C ≤ T_J ≤ 125°C		50	90	
Leakage current	OUT connected to ground, $V_{I(\overline{EN}x)}$ = 5.5 V	–40°C ≤ T_J ≤ 125°C		1		μA
Reverse leakage current	$V_{I(OUTx)}$ = 5.5 V, IN = ground[2]	T_J = 25°C		0.2		μA
UNDERVOLTAGE LOCKOUT						
Low-level input voltage, IN, INx			2		2.5	V
Hysteresis, IN, INx		T_J = 25°C		75		mV
OVERCURRENT ($\overline{OC}$, $\overline{OCx}$)						
Output low voltage, $V_{OL(\overline{OCx})}$	$I_{O(\overline{OCx})}$ = 5 mA				0.4	V
OFF-state current[2]	$V_{O(\overline{OCx})}$ = 5 V or 3.3 V				1	μA
$\overline{OC}$ deglitch[2]	$\overline{OCx}$ assertion or deassertion		4	8	15	ms
THERMAL SHUTDOWN[3]						
Thermal shutdown threshold[2]			135			°C
Recovery from thermal shutdown[2]			125			°C
Hysteresis[2]				10		°C

(3)   The thermal shutdown only reacts under overcurrent conditions.

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

6.6 Typical Characteristics

Figure 1. Turnon Time vs Input voltage

Figure 2. Turnoff Time vs Input Voltage

Figure 3. Rise Time vs Input Voltage

Figure 4. Fall Time vs Input Voltage

Figure 5. TPS2041B-Q1 and TPS2051B-Q1 Supply Current, Output Enabled vs Junction Temperature

Figure 6. TPS2042B-Q1 Supply Current, Output Enabled vs Junction Temperature

Typical Characteristics (continued)

Figure 7. TPS2041B-Q1 and TPS2051B-Q1 Supply Current, Output Disabled vs Junction Temperature

Figure 8. TPS2042B-Q1 Supply Current, Output Disabled vs Junction Temperature

Figure 9. Static Drain-Source ON-state Resistance vs Junction Temperature

Figure 10. Short-Circuit Output Current vs Junction Temperature

Figure 11. Threshold Trip Current vs Input Voltage

Figure 12. Undervoltage Lockout vs Junction Temperature

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

Typical Characteristics (continued)

$V_I = 5$ V,
$T_A = 25°C$

Figure 13. Current-Limit Response vs Peak Current

7 Parameter Measurement Information

TEST CIRCUIT

VOLTAGE WAVEFORMS

Figure 14. Test Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The TPS20xxB-Q1 devices are current-limited, power-distribution switches providing 0.5-A continuous-load current. These devices incorporate 70-mΩ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. A gate driver is provided by an internal charge pump designed to minimize current surges during switching. The charge pump requires no external components and allows operation supplies as low as 2.7 V.

8.2 Functional Block Diagrams

A.   CS = Current sense

B.   EN = Active low ($\overline{\text{EN}}$) for TPS2041B-Q1; Active high (EN) for TPS2051B-Q1

Figure 15. Functional Block Diagram (TPS2041B-Q1 and TPS2051B-Q1)

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

Functional Block Diagrams (continued)

A.   CS = Current sense

Figure 16. Functional Block Diagram (TPS2042B-Q1)

8.3   Feature Description

8.3.1   Power Switch

The power switch is an N-channel MOSFET with a low ON-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

8.3.2   Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

8.3.3   Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

Feature Description (continued)

8.3.4 Enable ($\overline{\text{ENx}}$)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 µA or 2 µA when a logic high is present on $\overline{\text{EN}}$. A logic zero input on $\overline{\text{EN}}$ restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

8.3.5 Enable (EN)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 µA or 2 µA when a logic low is present on EN. A logic high input on EN restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

8.3.6 Overcurrent ($\overline{\text{OCx}}$)

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the $\overline{\text{OCx}}$ signal from oscillation or false triggering. If an overtemperature shutdown occurs, the $\overline{\text{OCx}}$ is asserted instantaneously.

8.3.7 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

8.3.8 Thermal Sense

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB-Q1 and TPS205xB-Q1 implement a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

8.3.9 Undervoltage Lockout (UVLO)

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

8.4 Device Functional Modes

Table 1 lists OUT pin state as determined by the $\overline{\text{EN}}$ pin.

Table 1. OUT Pin State

EN	TPS2041B-Q1	TPS2042B-Q1	TPS2051B-Q1
Low	IN	Open	Open
High	Open	IN	IN

9   Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1   Application Information

9.1.1   Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mbps, or 1.5-Mbps, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts and self-powered hubs (SPHs)
- Bus-powered hubs (BPHs)
- Low-power bus-powered functions
- High-power bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB-Q1 and TPS205xB-Q1 can provide power-distribution solutions to many of these classes of devices.

9.2   Typical Applications

9.2.1   TPS2042B-Q1 Typical Application

Figure 17.   Typical Application Schematic Using the TPS2042B-Q1

Typical Applications (continued)

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 23 through Figure 26). The TPS20xxB-Q1 senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 7 through Figure 8). The TPS20xxB-Q1 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

9.2.1.2.2 $\overline{OC}$ Response

The $\overline{OCx}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{OCx}$ occurs due to the 10-ms deglitch circuit. The TPS20xxB-Q1 is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{OCx}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.

Copyright © 2016, Texas Instruments Incorporated

Figure 18. Typical Circuit for the $\overline{OC}$ Pin (TPS2042B-Q1)

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

### 9.2.1.3 Application Curves

Figure 19. Turnon Delay and Rise Time With 1-µF Load


Figure 20. Turnoff Delay and Fall Time With 1-µF Load


Figure 21. Turnon Delay and Rise Time With 100-µF Load


Figure 22. Turnoff Delay and Fall Time With 100-µF Load

Figure 23. Short-Circuit Current, Device Enabled Into Short

Figure 24. Inrush Current With Different Load Capacitance

Figure 25. 3-Ω Load Connected to Enabled Device

Figure 26. 2-Ω Load Connected to Enabled Device

9.2.2 Hosts and Self-Powered Hubs and Bus-Powered Hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 27). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

Figure 27. Typical One-Port USB Host or Self-Powered Hub

9.2.2.1 Design Requirements

9.2.2.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts and self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
  - Enable and disable power to downstream ports
  - Power up at <100 mA
  - Limit inrush current (<44 Ω and 10 µF)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA

Product Folder Links: *TPS2041B-Q1 TPS2042B-Q1 TPS2051B-Q1*

The feature set of the TPS204xB-Q1 and TPS205xB-Q1 allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 28 and Figure 29).

Copyright © 2016, Texas Instruments Incorporated

A.   USB rev 1.1 requires 120 µF per hub.

Figure 28. Hybrid Self-Powered or Bus-Powered Hub Implementation (TPS2051B-Q1)

A. USB rev 1.1 requires 120 µF per hub.

Copyright © 2016, Texas Instruments Incorporated

Figure 29. Hybrid Self-Powered or Bus-Powered Hub Implementation (TPS2042B-Q1)

9.2.2.2 Detailed Design Procedure

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

9.2.2.2.1 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 µF at power up, the device must implement inrush current limiting (see Figure 30).

Figure 30. High-Power Bus-Powered Function (TPS2042B-Q1)

9.2.3 Generic Hot-Plug Applications

In many applications, it may be necessary to remove modules or PC boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise and fall times of the TPS204xB-Q1 and TPS205xB-Q1, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB-Q1 and TPS205xB-Q1 also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature ensures a soft start with a controlled rise time for every insertion of the card or module.

Figure 31. Example Hot-Plug Implementation (TPS2042B-Q1)

By placing the TPS204xB-Q1 or TPS205xB-Q1 between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

9.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

Table 3. Design Parameters

PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

9.2.3.2 Detailed Design Procedure

To begin the design process a few parameters must be decided upon. The designer must know the following:
- Normal input operation voltage
- Current limit

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, TI recommends a 0.1-μF or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be required on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2042B-Q1 device or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply. Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output to reduce the undershoot, which is caused by the inductance of the output power bus just after a short has occurred and the TPS2042B-Q1 device has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges.

10 Power Supply Recommendations

TI recommends a 0.01-μF to 0.1-μF ceramic bypass capacitor close to the device between IN and GND. TI recommends placing a high-value electrolytic capacitor on the output pins when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-μF to 0.1-μF ceramic capacitor improves the immunity of the device to short-circuit transients. See Figure 17.

11 Layout

11.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins and make the connections using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin when large transient currents are expected on the output.

11.2 Layout Example

Figure 32. Layout Recommendation

11.3 Thermal Considerations

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(ON)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(ON)}$ from Figure 9. Using this value, the power dissipation per switch can be calculated by Equation 1:

$$P_D = r_{DS(ON)} \times I^2 \tag{1}$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature with Equation 2:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where

- T_A = Ambient temperature °C
- $R_{\theta JA}$ = Thermal resistance
- P_D = Total power dissipation based on number of switches being used. $\tag{2}$

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS2041B-Q1	Click here	Click here	Click here	Click here	Click here
TPS2042B-Q1	Click here	Click here	Click here	Click here	Click here
TPS2051B-Q1	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — *TI Glossary*.
This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2041BQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PLIQ	Samples
TPS2042BQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2042B	Samples
TPS2051BQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	2051BQ	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1 :

● Catalog: TPS2041B, TPS2042B, TPS2051B

● Enhanced Product: TPS2041B-EP

NOTE: Qualified Version Definitions:

   ● Catalog - TI's standard catalog product

   ● Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BQDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2042BQDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TPS2051BQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BQDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS2042BQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TPS2051BQDRQ1	SOIC	D	8	2500	340.5	338.1	20.6

DBV (R−PDSO−G5)   PLASTIC SMALL−OUTLINE PACKAGE

4073253−4/N 12/14

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
         D.   Falls within JEDEC MO−178 Variation AA.

DBV (R–PDSO–G5)   PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).

1,90

1,90

1,00

0,55

2,7

2,7

0,95

0,95

0,6

Solder Mask Opening

1,05

Pad Geometry

0,07
All Around

4209593–3/C 08/11

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
         D. Publication IPC–7351 is recommended for alternate designs.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
             metal load solder paste. Refer to IPC–7525 for other stencil recommendations.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040047-3/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.006 (0,15) each side.
         D.   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AA.

**TEXAS
INSTRUMENTS**
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50

6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0,07

All Around

Example
Solder Mask Opening
(See Note E)

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		**Applications**	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated